

93S43

4-BIT BY 2-BIT TWO'S COMPLEMENT MULTIPLIER


DESCRIPTION — The '43 is a high speed two's complement multiplier. The device is a 4-bit by 2-bit building block that can be connected in an iterative array to perform multiplication of two binary numbers of variable lengths. The device can generate the two's complement product, without correction, of two binary numbers presented in two's complement notation.

- **VERY HIGH SPEED MULTIPLICATION — TWO 12-BIT NUMBERS IN 125 ns (TYP)**
- **PROVIDES TWO'S COMPLEMENT PRODUCT WITHOUT CORRECTION**
- **EXPANDS TO ANY SIZE ARRAY WITHOUT ADDITIONAL COMPONENTS**
- **ACCEPTS ACTIVE HIGH OR ACTIVE LOW OPERANDS**
- **EASILY CORRECTABLE FOR UNSIGNED, SIGN-MAGNITUDE OR ONES COMPLEMENT MULTIPLICATION**


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0^\circ \text{C to } +70^\circ \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$, $T_A = -55^\circ \text{C to } +125^\circ \text{C}$	
Plastic DIP (P)	A	93S43PC		9N
Ceramic DIP (D)	A	93S43DC	93S43DM	6N
Flatpak (F)	A	93S43FC	93S43FM	4M

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



$V_{CC} = \text{Pin } 24$
 $GND = \text{Pin } 12$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	93S (U.L.) HIGH/LOW
X-1, X3, X4	Multiplicand Inputs	1.0/1.0
X0, X1, X2	Multiplicand Inputs	2.0/2.0
Y0	Multiplier Input	2.0/2.0
Y-1, Y1	Multiplier Inputs	1.0/1.0
k0 — k3	Constant Inputs	2.0/2.0
Cn	Carry Input	1.0/1.0
P	Polarity Control Input (Active LOW for HIGH Operands)	3.0/3.0
S0 — S5	Product Outputs	25/12.5
Cn + 4	Carry Output	25/12.5

FUNCTIONAL DESCRIPTION — The '43 is a super fast hardware multiplier employing Schottky technology and twos complement arithmetic. It multiplies a multiplicand of four bits by a multiplier of two bits and forms a basic iterative logic cell. It can also multiply in active HIGH (positive logic) or active LOW (negative logic) representations by reinterpreting the active levels of the inputs, outputs and the Polarity Control (\bar{P}). The binary number with 1 as the most significant bit is treated as a negative number represented in twos complement form. These '43 iterative logic cells can be connected to implement multiplication of an X-bit number by a Y-bit number. This application requires $X \cdot Y + 4 \cdot 2$ packages and the resulting product has $X + Y$ bits. At the beginning of the array, a constant can be presented at the K Inputs that will be added to the least significant part of the product. The packages can be connected in parallel, triangular or split-array scheme depending on the speed requirement. The '41 ALU can be used with these multipliers in the split-array scheme to obtain high speed multiplication.

TABLE I SWITCHING TEST CONDITIONS

INPUT	OUTPUTS	INPUTS AT 0 V (Remaining Inputs at 4.5 V)
C _n	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All x
k ₀	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All x
k ₁	C _n + 4, S ₁ — S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All x
k ₂	C _n + 4, S ₂ , S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All x
k ₃	S ₃	\bar{P} , y-1, y ₁ , All x
k ₃	S ₄ , S ₅	\bar{P} , y-1, y ₁ , All x, C _n
x-1	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	\bar{P} , y ₁ , All k
x ₀	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All k
x ₁	C _n + 4, S ₁ — S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All k
x ₂	C _n + 4, S ₂ , S ₃ , S ₄ , S ₅	\bar{P} , y-1, y ₁ , All k
x ₃ , x ₄	S ₃	\bar{P} , y-1, y ₁ , All k
x ₃ , x ₄	S ₄ , S ₅	\bar{P} , y-1, y ₁ , All k, C _n
x ₃ , x ₄	S ₄ , S ₅	\bar{P} , y-1, All k, C _n
y-1	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	\bar{P} , x ₁ , x ₂ , x ₃ , x ₄ , All k
y ₀	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	\bar{P} , x ₁ , x ₂ , x ₃ , x ₄ , All k
y ₁	C _n + 4, S ₀ — S ₃ , S ₄ , S ₅	x ₀ , x ₁ , x ₂ , x ₃ , x ₄ , All k

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93S		UNITS	CONDITIONS
		Min	Max		
I _{CC}	Power Supply Current		149	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	93S		UNITS	CONDITIONS
		C _L = 15 pF			
		Min	Max		
t _{PLH} t _{PHL}	Propagation Delay C _n to C _n + 4		9.0 9.0	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay C _n to S ₀ — S ₃		13 11	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay C _n to S ₄ , S ₅		16 15	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay k _n to C _n + 4		12 13	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay k _n to S ₀ — S ₃		14 12	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay k _n to S ₄ , S ₅		19 17	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay x _n to C _n + 4		15 24	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay x _n to S ₀ — S ₃		25 25	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay x _n to S ₄ , S ₅		30 21	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay y _n to C _n + 4		25 27	ns	Figs. 3-1, 3-5
t _{PLH} t _{PHL}	Propagation Delay y _n to S ₀ — S ₃		28 27	ns	Figs. 3-1, 3-4
t _{PLH} t _{PHL}	Propagation Delay y _n to S ₄ , S ₅		32 30	ns	Figs. 3-1, 3-4