




---

PRELIMINARY8-BIT DAC

---

## ■ FEATURE

- 12 bits serial data input(3 wire serial data transfer method, DI, CLK, LD)
- R-2R resistor ladder used for D/A conversion
- 8 channels with 8-bit resolution monotonic D/A converted
- 8 channel buffer operational amplifiers operating in the full voltage range from VCC to GND only if VDD=VCC and VSS=GND
- Max. 10 MHz serial digital data input
- Serial I/O for cascade application
- Max. 1.0 mA output drive/sink current
- Two separate power supply/ground lines for system and analog power supply
- Single +5 V system power supply



## ■ DESCRIPTION

The AA88348AP is a CMOS processed digital to analog converter (DAC) with 8-bit resolution, low leakage current and low operating current. The AA88348AP has 8 channels with build in operational amplifier output buffers which could operate in the full-swing voltage range from VCC to GND and enhance the Drive/Sink ability up to max. 1mA.

Digital data (DI) input serially in a max. 10 MHz clock (CLK) rate. The latched 12-bit digital data is converted into an analog DC voltage in the range from VSS to VDD with 8-bit resolution in one of the eight channels by the D/A converter in a max. 20  $\mu$ s settling time.

AA88348AP is a single 5V power DAC. Analog DC output could be full voltage swing as the analog power is equal to the system power

In addition to normal D/A converter applications, AA88348AP is also available for electronic volume and instead of potentiometers for adjustment due to its high stability on the capacitive load.

16 pins TSSOP package type are available for AA88348AP. Its operational temperature range is specified over -20°C to 85°C.



---

PRELIMINARY8-BIT DAC

---

## ■ PIN DESCRIPTION


Symbol	Pin No.	Type	Name & Function
VCC	9	—	+5V system power supply pin
GND	16	—	System ground pin
VDD	8	—	Analog power supply pin
VSS	1	—	Analog ground pin
CLK	13	I	Serial clock input pin. At its rising edge, DI data shift into the Shift-Register.
LD	12	I	Data Strobe pin. When it's on high, upper 4-bit and lower 8-bit of the 12-bit in the Shift-Register be latched into the Address Decoder and the Data-Latch, respectively
Data Input/Output			
DI	14	I	Serial Digital Data input pin
DO	11	O	Serial Digital Data output pin. Output from the 12 <sup>th</sup> data in the Shift-Register
DAC Output			
AO1	15	O	
AO2	2	O	
AO3	3	O	
AO4	4	O	8-bit D/A converter outputs
AO5	5	O	Output range is from VSS to VDD
AO6	6	O	
AO7	7	O	
AO8	10	O	



**PRELIMINARY**

**8-BIT DAC**

■ BLOCK DIAGRAM



\* V<sub>CC</sub> and GND are for digital block and operational amplifier buffer block


\* V<sub>DD</sub>, V<sub>SS</sub> are only for Analog block except operational amplifier buffer block

\* V<sub>SS</sub> + 2V  $\leq$  V<sub>DD</sub>  $\leq$  V<sub>CC</sub>



\* GND  $\leq$  V<sub>SS</sub>  $\leq$  V<sub>DD</sub> - 2V



■ Cascade Connection



\* VDD and VSS of each AA88348AP could be different depend on the application consideration

**PRELIMINARY****8-BIT DAC****■ Data Input Format****■ Data Format in Shift Register****■ Data Conversion**

Data								DAC Output Level	
D7	D6	D5	D4	D3	D2	D1	D0	AOx	
0	0	0	0	0	0	0	0	Vss	
0	0	0	0	0	0	0	1	Vss + LSB*	
0	0	0	0	0	0	1	0	Vss + 2 * LSB	
...	...	...	...	...	...	...	...	...	
1	1	1	1	1	1	1	0	VDD - LSB	
1	1	1	1	1	1	1	1	VDD	

\* LSB = (VDD-Vss)/255




Agamem Microelectronics Inc. AA88348AP

## PRELIMINARY

8-BIT DAC

## ■ Channel Map



## ■ Address Decoding

Address				Data Latch Selected
D8	D9	D10	D11	
0	0	0	0	NA
0	0	0	1	Data Latch #1
0	0	1	0	Data Latch #2
0	0	1	1	Data Latch #3
0	1	0	0	Data Latch #4
0	1	0	1	Data Latch #5
0	1	1	0	Data Latch #6
0	1	1	1	Data Latch #7
1	0	0	0	Data Latch #8
1	0	0	1	NA
1	0	1	0	NA
1	0	1	1	NA
1	1	0	0	NA
1	1	0	1	NA
1	1	1	0	NA
1	1	1	1	Reserve

**PRELIMINARY****8-BIT DAC****■ ELECTRICAL CHARACTERISTICS**

## ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Rating			Unit	Condition
		Min	Typ	Max		
System Voltage	V <sub>C</sub> C	-0.3	—	+7.0	V	T <sub>a</sub> = +25°C GND = 0V
Analog Voltage	V <sub>D</sub> D	-0.3	—	+7.0	V	V <sub>D</sub> D ≤ V <sub>C</sub> C,
Input Voltage	V <sub>I</sub> N	-0.3	—	V <sub>C</sub> C + 0.3	V	T <sub>a</sub> = +25°C
Output Voltage	V <sub>O</sub> UT	-0.3	—	V <sub>C</sub> C + 0.3	V	GND = 0V
Power Dissipation	P <sub>D</sub>	—	—	250	mW	
Operating Ambient Temperature	T <sub>a</sub>	-20	—	+85	°C	
Storage Temperature	T <sub>s</sub>	-55	—	+150	°C	

NOTE: Stress above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for the extended periods of time may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Rating			Unit	Condition
		Min	Typ	Max		
System Voltage	V <sub>C</sub> C	4.5	5.0	5.5	V	V <sub>C</sub> C ≥ V <sub>D</sub> D, V <sub>D</sub> D - V <sub>S</sub> S ≥ 2.0V V <sub>S</sub> S ≥ GND
	GND	—	0	—	V	
Analog Voltage	V <sub>D</sub> D	2.0	—	V <sub>C</sub> C	V	V <sub>C</sub> C ≥ V <sub>D</sub> D, V <sub>D</sub> D - V <sub>S</sub> S ≥ 2.0V V <sub>S</sub> S ≥ GND
	V <sub>S</sub> S	GND	—	V <sub>C</sub> C - 2.0	V	
Analog Output Current	I <sub>A</sub> O	-1.0	—	+1.0	mA	V <sub>A</sub> O shift ≤ 0.3V
Analog Output Load Capacitance for Oscillation limit	COL	—	—	+1.0	μF	
Operating Ambient Temperature	T <sub>a</sub>	-20	—	+85	°C	



**PRELIMINARY**

**8-BIT DAC**

**■ DC CHARACTERISTICS**

**◆ Digital Block**

T<sub>a</sub> = 25°C

Parameter	Symbol	Value			Unit	Condition
		Min	Typ	Max		
System Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
System Current	I <sub>CC</sub>	—	1.2	2.5	mA	CLK = 1 MHz, No load;
Input Leakage Current	I <sub>ILK</sub>	-5	—	+5	μA	V <sub>IN</sub> = 0V / 5V
Digital Input Low Voltage	V <sub>IL</sub>	—	—	0.2 • V <sub>CC</sub>	V	
Digital Input High Voltage	V <sub>IH</sub>	0.5 • V <sub>CC</sub>	—	—	V	
Digital Output Low	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = +2.5 mA
Digital Output High	V <sub>OH</sub>	V <sub>CC</sub> - 0.4	—	—	V	I <sub>OH</sub> = -400 μA

**◆ Analog Block**

T<sub>a</sub> = 25°C

Parameter	Symbol	Value			Unit	Condition
		Min	Typ	Max		
Analog Current	I <sub>DD</sub>	—	0.7	1.0	mA	No load
Analog Voltage	V <sub>DD</sub>	2.0	—	V <sub>CC</sub>	V	V <sub>DD</sub> - V <sub>SS</sub> ≥ 2V
	V <sub>SS</sub>	GND	—	V <sub>CC</sub> - 2.0	V	
Analog Output Drive Range (V <sub>CC</sub> =V <sub>DD</sub> =5V, V <sub>SS</sub> =GND=0V, Data=#FF)	V <sub>AOH</sub>	V <sub>DD</sub> - 0.1	V <sub>DD</sub>	V <sub>DD</sub> + 0.1	V	I <sub>AOH</sub> = 0 μA
	V <sub>AOH</sub>	V <sub>DD</sub> - 0.2	V <sub>DD</sub>	V <sub>DD</sub> + 0.2	V	I <sub>AOH</sub> = -500 μA
	V <sub>AOH</sub>	V <sub>DD</sub> - 0.3	V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V	I <sub>AOH</sub> = -1mA
Analog Output Sink Range (V <sub>CC</sub> =V <sub>DD</sub> =5V, V <sub>SS</sub> =GND=0V, Data=#00)	V <sub>AOL</sub>	V <sub>SS</sub> - 0.1	V <sub>SS</sub>	V <sub>SS</sub> + 0.1	V	I <sub>AOL</sub> = 0 μA
	V <sub>AOL</sub>	V <sub>SS</sub> - 0.2	V <sub>SS</sub>	V <sub>SS</sub> + 0.2	V	I <sub>AOL</sub> = 500 μA
	V <sub>AOL</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub>	V <sub>SS</sub> + 0.3	V	I <sub>AOL</sub> = 1mA
Resolution (AOx)	Res	—	8	—	bit	V <sub>CC</sub> = 5.5V, GND = 0V V <sub>DD</sub> = 4.775V, V <sub>SS</sub> = 0.95V LSB = 15mv, no load
Integral Non-Linearity	INL	-1.5	—	+2	LSB	
Differential Non-Linearity	DNL	-0.5	0	+3.5	LSB	

NOTES:

Integral Non-Linearity : The difference between the digital data converted DC analog values and a reference straight line drawn through the first and the last output values


Differential Non-Linearity : The difference between the ideal and real increment value of DC analog voltage when the digital data increase 1 bit.

**PRELIMINARY****8-BIT DAC****■ AC CHARACTERISTICS** $T_a = 25^\circ C$ 



Parameter	Symbol	Value			Unit	Condition
		Min	Typ	Max		
Clock Rate	$T_{CR}$	100	—	—	ns	
Load Strobe Pulse Width	$T_{LDP}$	50	—	—	ns	
Analog Output Settling Time	$T_{AOS}$	—	—	20	$\mu s$	*RAL = 10 k $\Omega$ , CAL = 50pF (#00--> #FF)
Digital Output Delay Time	$T_{DDO}$	—	—	200	ns	**CL = 100 pF (Max.)


**◆ AC Test Condition**

- Analog Output Settling Time



- Digital Output Delay Time

**◆ Timing Chart**

**PRELIMINARY****8-BIT DAC****■ TSSOP PACKAGE DIMENSION**

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.20	---	---	0.048
A1	0.05	---	0.15	0.002	---	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19	---	0.30	0.007	---	0.012
C	0.09	---	0.20	0.004	---	0.008
D	4.90	5.00	5.10	0.193	0.197	0.201
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
e	---	0.65	---	---	0.026	---
L	0.45	0.60	0.75	0.018	0.024	0.030
y	---	---	0.10	---	---	0.004
$\theta$	0°	---	8°	0°	---	8°

**NOTES:**

1. Package body sizes exclude mold flash protrusions or gate burrs
2. Tolerance  $\pm 0.1$  mm (4 mil) unless otherwise specified
3. Coplanarity: 0.1 mm
4. Controlling dimension is millimeter converted inch dimensions are not necessarily exact
5. Followed from jedec mo-153