



Single and Dual, Ultralow Distortion, Ultralow Noise Op Amps

AD8597/AD8599


FEATURES

Low noise: 1.1 nV/ $\sqrt{\text{Hz}}$ at 1 kHz
Low distortion: -120 dB THD @ 1 kHz
Input noise, 0.1 Hz to 10 Hz: <76 nV p-p
Slew rate: 14 V/ μs
Wide bandwidth: 10 MHz
Supply current: 4.8 mA/amp typical
Low offset voltage: 10 μV typical
CMRR: 120 dB
Unity-gain stable
 ± 15 V operation

APPLICATIONS


Professional audio preamplifiers
ATE/precision testers
Imaging systems
Medical/physiological measurements
Precision detectors/instruments
Precision data conversion

PIN CONFIGURATIONS



06274-060


Figure 1. AD8597 8-Lead SOIC (R-8)



06274-061

NOTES
1. NC = NO CONNECT.
2. PIN 4 AND THE EXPOSED PAD MUST BE CONNECTED TO V-.

Figure 2. AD8597 8-Lead LFCSP (CP-8-2)



06274-064

Figure 3. AD8599 8-Lead SOIC (R-8)

GENERAL DESCRIPTION

The AD8597/AD8599 are very low noise, low distortion operational amplifiers ideal for use as preamplifiers. The low noise of 1.1 nV/ $\sqrt{\text{Hz}}$ and low harmonic distortion of -120 dB (or better) at audio bandwidths give the AD8597/AD8599 the wide dynamic range necessary for preamplifiers in audio, medical, and instrumentation applications. The excellent slew rate of 14 V/ μs and 10 MHz gain bandwidth make them highly suitable for medical applications. The low distortion and fast settling time make them ideal for buffering of high resolution data converters.

The AD8597 is available in 8-lead SOIC and LFCSP packages, while the AD8599 is available in an 8-lead SOIC package. They are both specified over a -40°C to +125°C temperature range. The AD8597 and AD8599 are members of a growing series of low noise op amps offered by Analog Devices, Inc., (see Table 1).

Table 1. Low Noise Op Amps

Voltage Noise	0.9 nV	1.1 nV	1.8 nV	2.8 nV	3.2 nV	3.8 nV
Single	AD797	AD8597		AD8675	OP27	AD8671
Dual		AD8599		AD8676		AD8672
Quad			ADA4004-4			AD8674

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2007–2008 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	ESD Caution.....	5
Applications.....	1	Typical Performance Characteristics	6
Pin Configurations	1	Functional Operation.....	15
General Description	1	Input Voltage Range.....	15
Revision History	2	Output Phase Reversal.....	15
Specifications.....	3	Noise and Source Impedance Considerations	15
Absolute Maximum Ratings.....	5	Outline Dimensions.....	17
Thermal Resistance	5	Ordering Guide	17
Power Sequencing	5		

REVISION HISTORY

10/08—Rev.A to Rev. B

Added AD8597	Universal
Added LFCSP_VD	Universal
Added Table 1.....	1
Changes to Specifications Section.....	3
Changes to Absolute Maximum Ratings Section	5
Changes to Typical Performance Characteristics Section.....	6
Added Figure 12 and Figure 15.....	7
Added Figure 18 and Figure 19.....	8
Added Figure 30 and Figure 33.....	10
Added Figure 34 to Figure 38.....	11
Added Figure 42 and Figure 45.....	12
Added Figure 52, Figure 55, Figure 57	14
Added Functional Operation Section.....	15
Added Figure 58.....	15
Updated Outline Dimensions	17
Changes to Ordering Guide	17

4/07—Rev. 0 to Rev. A

Updated Layout	5
Changes to Figure 45 Caption	12
Added Figure 48	12
Changes to Figure 51 Caption	13

2/07—Revision 0: Initial Version

SPECIFICATIONS

$V_{SY} = \pm 5$ V, $V_{CM} = 0$ V, $V_O = 0$ V, $T_A = 25^\circ\text{C}$, unless otherwise specified.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		15	120	μV
					180	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.8	2.2	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		40	210	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			340	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		65	250	nA
Input Voltage Range	IVR				340	nA
Common-Mode Rejection Ratio	CMRR	$-2.0 \text{ V} \leq V_{CM} \leq +2.0 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	135		dB
Large Signal Voltage Gain	A_V	$R_L \geq 600 \Omega, V_O = -11 \text{ V to } +11 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	105	110		dB
Input Capacitance	C_{DIFF}				15.4	pF
Differential Capacitance					5.5	pF
Common-Mode Capacitance	C_{CM}					pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 600 \Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	3.5	3.7		V
		$R_L = 2 \text{ k}\Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	3.3			V
			3.7	3.8		V
			3.5			V
Output Voltage Low	V_{OL}	$R_L = 600 \Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-3.6	-3.4	V
		$R_L = 2 \text{ k}\Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-3.3	-3.5	V
				-3.7	-3.4	V
Output Short-Circuit Current	I_{SC}				± 52	mA
Closed-Loop Output Impedance	Z_{OUT}	At 1 MHz, $A_V = 1$		5		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 18 \text{ V to } \pm 4.5 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	140		dB
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	118		4.8	mA
					5.5	mA
					6.5	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$A_V = -1, R_L = 2 \text{ k}\Omega$ $A_V = 1, R_L = 2 \text{ k}\Omega$			14	$\text{V}/\mu\text{s}$
					14	$\text{V}/\mu\text{s}$
Settling Time	t_s	To 0.01%, step = 10 V			2	μs
Gain Bandwidth Product	GBP				10	MHz
Phase Margin	Φ_M				60	Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz			76	nV p-p
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$			1.07	$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10 \text{ Hz}$				$\text{nV}/\sqrt{\text{Hz}}$
Correlated Current Noise		$f = 1 \text{ kHz}$			2.0	$\text{pA}/\sqrt{\text{Hz}}$
		$f = 10 \text{ Hz}$			4.2	$\text{pA}/\sqrt{\text{Hz}}$
Uncorrelated Current Noise		$f = 1 \text{ kHz}$			2.4	$\text{pA}/\sqrt{\text{Hz}}$
		$f = 10 \text{ Hz}$			5.2	$\text{pA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$G = 1, R_L \geq 1 \text{ k}\Omega, f = 1 \text{ kHz}, V_{RMS} = 1 \text{ V}$			-120	dB
Channel Separation	CS	$f = 10 \text{ kHz}$			-120	dB

AD8597/AD8599

$V_S = \pm 15$ V, $V_{CM} = 0$ V, $V_O = 0$ V, $T_A = +25^\circ\text{C}$, unless otherwise specified.

Table 3.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	10	120	180	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.8	2.2	2.2	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	25	200	300	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	50	200	300	nA
Input Voltage Range	IVR	$-12.5 \text{ V} \leq V_{CM} \leq +12.5 \text{ V}$	-12.5	+12.5	+12.5	V
Common-Mode Rejection Ratio	CMRR	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	135	135	dB
Large Signal Voltage Gain	A_{VO}	$R_L \geq 600 \Omega$, $V_O = -11 \text{ V}$ to $+11 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	110	116	116	dB
Input Capacitance	C_{DIFF}			12.1	12.1	pF
Differential Capacitance	C_{CM}			5.1	5.1	pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 600 \Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	13.1	13.4	13.4	V
		$R_L = 2 \text{ k}\Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	12.8	13.7	13.7	V
Output Voltage Low	V_{OL}	$R_L = 600 \Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	13.5	13.2	-13.2	V
		$R_L = 2 \text{ k}\Omega$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	13.2	-13.5	-12.9 -12.8 -13.4 -13.3	V
Output Short-Circuit Current	I_{SC}			±52	±52	mA
Closed-Loop Output Impedance	Z_{OUT}	At 1 MHz, $A_V = 1$		5	5	Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 18 \text{ V}$ to $\pm 4.5 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	140	140	dB
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	118	5.0	5.7	mA
					6.75	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$A_V = -1$, $R_L = 2 \text{ k}\Omega$ $A_V = 1$, $R_L = 2 \text{ k}\Omega$	16	15	16	$\text{V}/\mu\text{s}$
Settling Time	t_s	To 0.01%, step = 10 V	2	2	15	μs
Gain Bandwidth Product	GBP		10	10	10	MHz
Phase Margin	Φ_M		65	65	65	Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	e_n p-p	0.1 Hz to 10 Hz	76	76	76	nV p-p
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$ $f = 10 \text{ Hz}$	1.07	1.15	1.5	$\text{nV}/\sqrt{\text{Hz}}$
Correlated Current Noise		$f = 1 \text{ kHz}$ $f = 10 \text{ Hz}$	1.9	1.9	1.5	$\text{pA}/\sqrt{\text{Hz}}$
Uncorrelated Current Noise		$f = 1 \text{ kHz}$ $f = 10 \text{ Hz}$	4.3	4.3	4.3	$\text{pA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$G = 1$, $R_L \geq 1 \text{ k}\Omega$, $f = 1 \text{ kHz}$, $V_{RMS} = 3 \text{ V}$	-120	-120	-120	dB
Channel Separation	CS	$f = 10 \text{ kHz}$	-120	-120	-120	dB

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	$\pm 18\text{V}$
Input Voltage	$-V \leq V_{IN} \leq +V$
Differential Input Voltage ¹	$\pm 1\text{V}$
Output Short-Circuit to GND	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Lead Temperature Range (Soldering 60 sec)	300°C
Junction Temperature	150°C

¹ If the differential input voltage exceeds 1 V, the current should be limited to 5 mA.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified with the device soldered on a circuit board with its exposed paddle soldered to a pad (if applicable) on a 4-layer JEDEC standard PCB with zero air flow.

Table 5.

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead LFCSP_VD (CP-8-2)	78	20	°C/W
8-Lead SOIC (R-8) (AD8597)	140	39	°C/W
8-Lead SOIC (R-8) (AD8599)	120	36	°C/W

POWER SEQUENCING

The op amp supplies should be applied simultaneously. The op amp supplies should be stable before any input signals are applied. In any case, the input current must be limited to 5 mA.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

AD8597/AD8599

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 4. Input Offset Voltage Distribution




Figure 7. Input Offset Voltage Distribution




Figure 5. TCV_{OS} Distribution, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$




Figure 8. TCV_{OS} Distribution, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$




Figure 6. TCV_{OS} Distribution, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$




Figure 9. TCV_{OS} Distribution, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$




Figure 10. Offset Voltage vs. V_{CM}




Figure 13. Offset Voltage vs. V_{CM}




Figure 11. Input Bias Current vs. Temperature




Figure 14. Input Bias Current vs. Temperature




Figure 12. Input Offset Voltage vs. Temperature




Figure 15. Input Bias Current vs. Temperature

AD8597/AD8599




Figure 16. Input Offset Current vs. Temperature




Figure 19. Input Offset Current vs. Temperature




Figure 17. Large Signal Voltage Gain vs. Temperature




Figure 20. Large Signal Voltage Gain vs. Temperature




Figure 18. Supply Current vs. Supply Voltage




Figure 21. Input Bias Current vs. V_{CM}




Figure 22. I_{SC} vs. Temperature




Figure 25. I_{SC} vs. Temperature




Figure 23. Output Saturation Voltage vs. Current Load




Figure 26. Output Saturation Voltage vs. Current Load




Figure 24. Output Saturation Voltage vs. Temperature




Figure 27. Output Saturation Voltage vs. Temperature

AD8597/AD8599




Figure 28. Output Saturation Voltage vs. Temperature




Figure 31. Output Saturation Voltage vs. Temperature




Figure 29. Output Voltage Low vs. Temperature




Figure 32. Output Voltage High vs. Temperature




Figure 30. Gain and Phase vs. Frequency










Figure 33. Gain and Phase vs. Frequency



AD8597/AD8599




Figure 40. Voltage Noise Density @ 10 Hz




Figure 43. Voltage Noise Density @ 1 kHz




Figure 41. Voltage Noise Density vs. Frequency




Figure 44. Current Noise Density vs. Frequency




Figure 42. THD + N vs. Amplitude




Figure 45. THD + N vs. Amplitude




Figure 46. THD + N vs. Frequency




Figure 49. THD + N vs. Frequency




Figure 47. Large Signal Response




Figure 50. Large Signal Response




Figure 48. Small Signal Response




Figure 51. Overshoot vs. Capacitance

AD8597/AD8599




Figure 52. Overshoot vs. Capacitive Load




Figure 55. Overshoot vs. Capacitive Load




Figure 53. Channel Separation vs. Frequency




Figure 56. Supply Current vs. Temperature




Figure 54. Peak-to-Peak Noise




Figure 57. Supply Current vs. Temperature

FUNCTIONAL OPERATION

INPUT VOLTAGE RANGE

The AD8597/AD8599 are not rail-to-rail input amplifiers; therefore, care is required to ensure that both inputs do not exceed the input voltage range. Under normal negative feedback operating conditions, the amplifier corrects its output to ensure that the two inputs are at the same voltage. However, if either input exceeds the input voltage range, the loop opens and large currents begin to flow through the ESD protection diodes in the amplifier.

These diodes are connected between the inputs and each supply rail to protect the input transistors against an electrostatic discharge event and they are normally reverse-biased. However, if the input voltage exceeds the supply voltage, these ESD diodes can become forward-biased. Without current limiting, excessive amounts of current may flow through these diodes, causing permanent damage to the device. If inputs are subject to over-voltage, insert appropriate series resistors to limit the diode current to less than 5 mA maximum.

The input stage has two diodes between the input pins to protect the differential pair. Under high slew rate conditions, when the op amp is connected as a voltage follower, the diodes may become forward-biased and the source may try to drive the output. A small resistor should be placed in the feedback loop and in the noninverting input. The noise of a 100 Ω resistor at room temperature is $\sim 1.25 \text{ nV}/\sqrt{\text{Hz}}$, which is higher than the AD8597/AD8599. Thus, there is a tradeoff between noise performance and protection. If possible, limiting should be placed earlier in the signal path. For further details, see the *Amplifier Input Protection...Friend or Foe* article at http://www.analog.com/amplifier_input.

Because of the large transistors used to achieve low noise, the input capacitance may seem rather high. To take advantage of the low noise performance, impedance around the op amp should be low, less than 500 Ω . Under these conditions, the pole from the input capacitance should be greater than 50 MHz, which does not affect the signal bandwidth.

OUTPUT PHASE REVERSAL

Output phase reversal occurs in some amplifiers when the input common-mode voltage range is exceeded. As the common-mode voltage is moved outside the input voltage range, the outputs of these amplifiers can suddenly jump in the opposite direction to the supply rail. This is the result of the differential input pair shutting down that causes a radical shifting of internal voltages that results in the erratic output behavior.

The AD8597/AD8599 amplifiers have been carefully designed to prevent any output phase reversal if both inputs are maintained within the specified input voltage range. If one or both inputs exceed the input voltage range but remain within the supply rails, the op amp specifications, such as CMRR, are not guaranteed, but the output remains close to the correct value.

NOISE AND SOURCE IMPEDANCE CONSIDERATIONS

The AD8597/AD8599 ultralow voltage noise of $1.1 \text{ nV}/\sqrt{\text{Hz}}$ is achieved with special input transistors running at high collector current. Therefore, it is important to consider the total input-referred noise (e_N total), which includes contributions from voltage noise (e_N), current noise (i_N), and resistor noise ($\sqrt{4 kTR_s}$).

$$e_N \text{ total} = [e_N^2 + 4 kTR_s + (i_N \times R_s)^2]^{1/2} \quad (1)$$

where R_s is the total input source resistance.

This equation is plotted for the AD8597/AD8599 in Figure 58. Because optimum dc performance is obtained with matched source resistances, this case is considered even though it is clear from Equation 1 that eliminating the balancing source resistance lowers the total noise by reducing the total R_s by a factor of 2.

At a very low source resistance ($R_s < 50 \Omega$), the voltage noise of the amplifier dominates. As source resistance increases, the Johnson noise of R_s dominates until a higher resistance of $R_s > 2 \text{ k}\Omega$ is achieved; the current noise component is larger than the resistor noise.




Figure 58. Noise vs. Source Resistance

06274-076

AD8597/AD8599

The AD8597/AD8599 are the optimum choice for low noise performance if the source resistance is kept $< 1\text{ k}\Omega$. At higher values of source resistance, optimum performance with respect to only noise is obtained with other amplifiers from Analog Devices. Both voltage noise and current noise need to be considered. For more information on avoiding noise from grounding problems and inadequate bypassing, see the AN-345 Application Note, *Grounding for Low- and High-Frequency Circuits*. For

general noise theory with extensive calculations, see the AN-358 Application Note, *Noise and Operational Amplifier Circuits*. A good selection table for low noise op amps can be found in AN-940 Application Note, *Low Noise Amplifier Selection Guide for Optimal Noise Performance*. An interesting note on using one section of a monolithic dual to phase compensate the other section is in the AN-107 Application Note, *Active Feedback Improves Amplifier Phase Accuracy*.




Figure 59. Simplified Schematic

06247-079

OUTLINE DIMENSIONS





Figure 60. 8-Lead Standard Small Outline Package [SOIC_N]

Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

012407-A



101708-B

Figure 61. 8-Lead Lead Frame Chip Scale Package [LFCSP_VD]

3 mm × 3 mm Body, Very Thin, Dual Lead

(CP-8-2)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8597ACPZ-R2 ¹	-40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP_VD]	CP-8-2	A22
AD8597ACPZ-REEL ¹	-40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP_VD]	CP-8-2	A22
AD8597ACPZ-REEL7 ¹	-40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP_VD]	CP-8-2	A22
AD8597ARZ ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8597ARZ-REEL ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8597ARZ-REEL7 ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8599ARZ ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8599ARZ-REEL ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8599ARZ-REEL7 ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	

¹ Z = RoHS Complaint Part.

AD8597/AD8599

NOTES

NOTES

NOTES