

# Single-Supply, High Speed, Triple Op Amp with Charge Pump

**ADA4858-3** 

#### **FEATURES**

Integrated charge pump Supply range: 3 V to 5.5 V Output range: -3.3 V to -1.8 V

50 mA maximum output current for external use at -3 V

**High speed amplifiers** 

-3 dB bandwidth: 600 MHz

Slew rate: 600 V/µs 0.1 dB flatness: 85 MHz 0.1% settling time: 18 ns

Low power

Total quiescent current: 42 mA

**Power-down feature** 

High input common-mode voltage range

-1.8 V to +3.8 V at +5 V supply Current feedback architecture Differential gain error: 0.01% Differential phase error: 0.02° Available in 16-lead LFCSP


## **APPLICATIONS**

Professional video Consumer video Imaging Active filters

#### **GENERAL DESCRIPTION**

The ADA4858-3 (triple) is a single-supply, high speed current feedback amplifier with an integrated charge pump that eliminates the need for negative supplies in order to output negative voltages or output a 0 V level for video applications. The 600 MHz -3 dB bandwidth and 600 V/µs slew rate make this amplifier well suited for many high speed applications. In addition, its 0.1 dB flatness out to 85 MHz at G = 2, along with its differential gain and phase errors of 0.01% and 0.02° into a 150  $\Omega$  load, make it well suited for professional and consumer video applications.

#### **CONNECTION DIAGRAM**



NOTES
1. NC = NO CONNECT.
2. EXPOSED PAD, CONNECT TO GROUND.

Figure 1.

This triple operational amplifier is designed to operate on supply voltages of 3.3 V to 5 V, using only 42 mA of total quiescent current, including the charge pump. To further reduce the power consumption, it is equipped with a power-down feature that lowers the total supply current to as low as 2.5 mA when the amplifier is not being used. Even in power-down mode, the charge pump can be used to power external components. The maximum output current for external use is 50 mA at -3 V. The amplifier also has a wide input common-mode voltage range that extends from 1.8 V below ground to 1.2 V below the positive rail at a 5 V supply.

The ADA4858-3 is available in a 16-lead LFCSP, and it is designed to work over the extended industrial temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.

# **TABLE OF CONTENTS**

Features	1
Applications	1
Connection Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
Maximum Power Dissipation	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Theory of Operation	13

	Overview	13
	Charge Pump Operation	13
A	pplications Information	14
	Gain Configurations	14
	DC-Coupled Video Signal	14
	Multiple Video Driver	14
	PD (Power-Down) Pin	15
	Power Supply Bypassing	15
	Layout	15
C	Outline Dimensions	16
	Ordering Guide	16

# **REVISION HISTORY**

10/08—Revision 0: Initial Version

# **SPECIFICATIONS**

 $T_A$  = 25°C,  $V_S$  = 5 V, G = 2,  $R_F$  = 301  $\Omega$ ,  $R_F$  = 402  $\Omega$  for G = 1,  $R_L$  = 150  $\Omega$ , unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
−3 dB Bandwidth	$V_{OUT} = 0.1 \text{ V p-p, G} = 1$		600		MHz
	$V_{OUT} = 0.1 \text{ V p-p}$		350		MHz
	$V_{OUT} = 2 V p-p, G = 1$		165		MHz
	$V_{OUT} = 2 V p-p$		175		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} = 2 V p-p$		85		MHz
Slew Rate	V <sub>OUT</sub> = 2 V step		600		V/µs
Settling Time to 0.1%	$V_{OUT} = 2 V step$		18		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion (HD2/HD3)	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}$		-86/-94		dBc
	$f_{C} = 5 \text{ MHz}, V_{O} = 2 \text{ V p-p}$		-71/-84		dBc
Crosstalk	f = 5 MHz		-60		dB
Input Voltage Noise	f = 1 MHz		4		nV/√Hz
Input Current Noise	f = 1 MHz (+IN/-IN)		2/9		pA/√Hz
Differential Gain Error	,,		0.01		%
Differential Phase Error			0.02		Degrees
DC PERFORMANCE					9:
Input Offset Voltage		-14	+0.5	+14	mV
+ nput Bias Current		-2	+0.7	+2	μA
–Input Bias Current		_ 	+8	+13	μΑ
Open-Loop Transimpedance		300	390	113	kΩ
INPUT CHARACTERISTICS		300	370		1422
Input Resistance	+IN		15		ΜΩ
input nesistance	-IN		90		Ω
Input Capacitance	+IN		1.5		pF
Input Common-Mode Voltage Range	Typical	-1.8	1.5	+3.8	V
Common-Mode Rejection Ratio	Турісаі	1.0	-61	-54	dB
OUTPUT CHARACTERISTICS			01	<u> </u>	ав
Output Voltage Swing		-1.4 to +3.6	-1.7 to +3.7		V
Output Voltage Swilig Output Overdrive Recovery Time	Rise/fall, f = 5 MHz	-1.4 to +3.0	15		ns
Maximum Linear Output Current @ $V_0 = 1 V_{PEAK}$	$f_C = 1 \text{ MHz}, HD2 \le -50 \text{ dBc}$		21		mA
POWER-DOWN	10 - 1 Will 12, 11D2 \( \) -30 \( \) UDC		21		ША
Input Voltage	Enabled		1.9		V
input voitage	Powered down		2		V
Bias Current	1 owered down	-0.1	2	+0.1	μA
Turn-On Time		-0.1	0.3	+0.1	'
Turn-Off Time			1.6		μs
POWER SUPPLY			1.0		μs
		2			V
Operating Range		3		5.5	V
Total Quiescent Current		15	10	21	4
Amplifiers		15	19	21	mA
Charge Pump			23		mA
Total Quiescent Current When Powered Down		0.15	0.25	0.3	A
Amplifiers		0.15	0.25	0.3	mA
Charge Pump			4		mA
Positive Power Supply Rejection Ratio			-64 50	-60	dB
Negative Power Supply Rejection Ratio			<b>-58</b>	-54	dB
Charge Pump Output Voltage		-3.3	-3	-2.5	V .
Charge Pump Sink Current				150	mA

Rev. 0 | Page 3 of 16

 $T_A$  = 25°C,  $V_S$  = 3.3 V, G = 2,  $R_F$  = 301  $\Omega$ ,  $R_F$  = 402  $\Omega$  for G = 1,  $R_L$  = 150  $\Omega$ , unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_{OUT} = 0.1 \text{ V p-p, G} = 1$		540		MHz
	$V_{OUT} = 0.1 \text{ V p-p}$		340		MHz
	$V_{OUT} = 2 V p-p, G = 1$		140		MHz
	$V_{OUT} = 2 V p-p$		145		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} = 2 V p-p$		70		MHz
Slew Rate	$V_{OUT} = 2 V step$		430		V/µs
Settling Time to 0.1%	$V_{OUT} = 2 V step$		20		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion (HD2/HD3)	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}$		-88/-91		dBc
	$f_{C} = 5 \text{ MHz}, V_{O} = 2 \text{ V p-p}$		-75/-78		dBc
Crosstalk	f = 5 MHz		-60		dB
Input Voltage Noise	f = 1 MHz		4		nV/√Hz
Input Current Noise	f = 1 MHz (+IN/-IN)		2/9		pA/√Hz
Differential Gain Error			0.02		%
Differential Phase Error			0.03		Degree
DC PERFORMANCE					J
Input Offset Voltage		-14	+0.7	+14	mV
+Input Bias Current		-2	+0.6	+2	μA
-Input Bias Current		_ 	+7	+13	μΑ
Open-Loop Transimpedance		300	350		kΩ
INPUT CHARACTERISTICS		300	330		NA2
Input Resistance	+IN		15		ΜΩ
input nesistance	-IN		90		Ω
Input Capacitance	+IN		1.5		pF
Input Common-Mode Voltage Range	Typical	-0.9	1.5	+2.2	V
Common-Mode Rejection Ratio	Турісаі	-0.9	-60	-54	dB
OUTPUT CHARACTERISTICS				J-1	ub .
Output Voltage Swing		-0.6 to +2.1	-0.9 to +2.2		V
Output Overdrive Recovery Time	Pico/fall f = 5 MHz	-0.0 to +2.1	15		
Maximum Linear Output Current @ $V_0 = 1 V_{PEAK}$	Rise/fall, $f = 5 \text{ MHz}$ $f_C = 1 \text{ MHz}$ , $HD2 \le -50 \text{ dBc}$		20		ns mA
POWER-DOWN	1€ = 1 MHZ, HDZ ≤ =30 dBC		20		IIIA
	Fuelded		1 25		.,
Input Voltage	Enabled		1.25		V
Di C	Powered down	0.1	1.35	. 0.1	V
Bias Current		-0.1	0.3	+0.1	μΑ
Turn-On Time			0.3		μs
Turn-Off Time			1.6		μs
POWER SUPPLY					
Operating Range		3		5.5	V
Total Quiescent Current					
Amplifiers		14	19	20	mA
Charge Pump			21		mA
Total Quiescent Current When Powered Down					
Amplifiers		0.15	0.25	0.3	mA
Charge Pump			2		mA
Positive Power Supply Rejection Ratio			-63	-60	dB
Negative Power Supply Rejection Ratio			<b>–57</b>	-54	dB
Charge Pump Output Voltage		-2.1	-2	-1.8	V
Charge Pump Sink Current				45	mA

# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
Supply Voltage	6 V
Internal Power Dissipation <sup>1</sup>	
16-Lead LFCSP	See Figure 2
Input Voltage (Common Mode)	$(-V_S - 0.2 \text{ V})$ to $(+V_S - 1.2 \text{ V})$
Differential Input Voltage	±Vs
Output Short-Circuit Duration	Observe Power Derating Curves
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +105°C
Lead Temperature	300°C
(Soldering, 10 sec)	

<sup>&</sup>lt;sup>1</sup> Specification is for device in free air.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **MAXIMUM POWER DISSIPATION**

The maximum power that can be safely dissipated by the ADA4858-3 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

To ensure proper operation, it is necessary to observe the maximum power derating curves in Figure 2.




Figure 2. Maximum Power Dissipation vs. Temperature for ADA4858-3

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration.

**Table 4. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	+V <sub>S</sub>	Positive Supply for Charge Pump.
2	C1_a	Charge Pump Capacitor Side a.
3	C1_b	Charge Pump Capacitor Side b.
4	СРО	Charge Pump Output.
5	+V <sub>S</sub>	Positive Supply.
6	+IN3	Noninverting Input 3.
7	-IN3	Inverting Input 3.
8	OUT3	Output 3.
9	PD	Power Down.
10	OUT2	Output 2.
11	-IN2	Inverting Input 2.
12	+IN2	Noninverting Input 2.
13	NC	No Connect.
14	+IN1	Noninverting Input 1.
15	-IN1	Inverting Input 1.
16	OUT1	Output 1.
17 (EPAD)	Exposed Pad (EPAD)	The exposed pad must be connected to ground.

# TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5 \text{ V}, G = 2, R_F = 301 \ \Omega, R_F = 402 \ \Omega \text{ for } G = 1, R_F = 200 \ \Omega \text{ for } G = 5, R_L = 150 \ \Omega, \text{ large signal } V_{OUT} = 2 \ V \text{ p-p, small signal } V_{OUT} = 0.1 \ V \text{ p-p, and } T = 25^{\circ}\text{C, unless otherwise noted.}$ 




Figure 4. Small Signal Frequency Response vs. Gain




Figure 5. Small Signal Frequency Response vs. Gain




Figure 6. Small Signal Frequency Response vs. Feedback Resistor




Figure 7. Large Signal Frequency Response vs. Gain




Figure 8. Large Signal Frequency Response vs. Gain




Figure 9. Large Signal Frequency Response vs. Feedback Resistor




Figure 10. Large Signal 0.1 dB Flatness vs. Supply Voltage




Figure 11. Harmonic Distortion vs. Frequency




Figure 12. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 13. Large Signal 0.1 dB Flatness vs. Feedback Resistor




Figure 14. Harmonic Distortion vs. Frequency,  $V_S = 3.3 \text{ V}$ 




Figure 15. Common-Mode Rejection Ratio (CMRR) vs. Frequency

07714-020




Figure 16. Forward Isolation vs. Frequency




Figure 17. Small Signal Transient Response vs. Supply Voltage




Figure 18. Small Signal Transient Response vs. Capacitive Load




Figure 19. Crosstalk vs. Frequency




Figure 20. Large Signal Transient Response vs. Supply Voltage





Figure 21. Large Signal Transient Response vs. Capacitive Load






Figure 28. Slew Rate vs. Output Voltage




Figure 29. Charge Pump Output Voltage and Current vs. Supply Voltage




Figure 30. Input Voltage Noise vs. Frequency




Figure 31. Slew Rate vs. Output Voltage




Figure 32. Enable/Power Down Time




Figure 33. Input Current Noise vs. Frequency




Figure 34. Output Spectrum vs. Frequency




Figure 35. Output Spectrum vs. Frequency

# THEORY OF OPERATION OVERVIEW

The ADA4858-3 is a current feedback amplifier designed for exceptional performance as a triple amplifier with a variable gain capability. Its specifications make it especially suitable for SD and HD video applications. The ADA4858-3 provides HD video output on a single supply as low as 3.0 V while only consuming 13 mA per amplifier. It also features a power-down pin (PD) that reduces the quiescent current to 2 mA when activated.

The ADA4858-3 can be used in applications that require both ac- and dc-coupled inputs and outputs. The output stage on the ADA4858-3 is capable of driving 2 V p-p video signals into two doubly terminated video loads (150  $\Omega$  each) on a single 5 V supply. The input range of the ADA4858-3 includes ground, while the output range is limited by the output headroom set by the voltage drop across the two diodes from each rail, which occurs 1.2 V from the positive and negative supply rails.

#### **CHARGE PUMP OPERATION**

The on-board charge pump creates a negative supply for the amplifier. It provides different negative voltages depending on the power supply voltage. For a +5 V supply, the negative supply generated is equal to -3 V with 150 mA of output supply current, and for a +3.3 V supply, the negative supply is equal to -2 V with 45 mA of output supply current.

Figure 36 shows the charging cycle when the supply voltage +Vs charges C1 through  $\Phi_1$  to ground. During this cycle, C1 quickly charges to reach the +Vs voltage. The discharge cycle then begins with switching  $\Phi_1$  off and switching  $\Phi_2$  on, as shown in Figure 37. When C1 = C2, the charge in C1 is divided between the two capacitors and slowly increases the voltage in C2 until it reaches a predetermined voltage (–3 V for +5 V supply and –2 V for +3.3 V supply). The typical charge pump charging and discharging frequency is 550 kHz with a 150  $\Omega$  load and no input signal. This frequency changes with the load current, and it can reach the dc level if the amplifier is powered down.




Figure 37. C1 Discharging Cycle

The ADA4858-3 specifications make it especially suitable for SD and HD video applications. It also allows dc-coupled video signals with its black level set to 0 V and its sync tip at -300 mV for YPbPr video.

The charge pump is always on, even when the power-down pin (PD) is enabled and the amplifier is off. However, if a negative current is not used, it is in an idle state. Each amplifier needs -6.3 mA of current, which totals -19 mA for all three amplifiers. This means additional negative current may be available by the charge pump for external use. Pin 4 (CPO) is the charge pump output, which provides access to the negative supply generated by the charge pump. Placing a 1  $\mu$ F charge capacitor at the CPO pin is essential to hold the charge.

If the negative supply is used to power another device in the system, it is only possible for the 5 V supply operation. In the 3.3 V supply operation, the charge pump output current is very limited. The capacitor at the CPO pin, which regulates the ripple of the negative voltage, can be used as a coupling capacitor for the external device. However, the charge pump current should be limited to a maximum of 50 mA for external use. When powering down the ADA4858-3, the charge pump is not affected and its output voltage and current is still available for external use.

# APPLICATIONS INFORMATION GAIN CONFIGURATIONS

The ADA4858-3 is a single-supply, high speed, voltage feedback amplifier. Table 5 provides a convenient reference for quickly determining the feedback and gain set resistor values and bandwidth for common gain configurations.

Table 5. Recommended Values and Frequency Performance<sup>1</sup>

Gain	R <sub>F</sub> (Ω)	R <sub>G</sub> (Ω)	Small Signal –3 dB BW (MHz)	Large Signal 0.1 dB Flatness (MHz)
1	402	N/A	600	88
2	249	249	450	95
5	200	40	160	35

<sup>&</sup>lt;sup>1</sup>Conditions:  $V_S = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $R_L = 150 \Omega$ .

Figure 38 and Figure 39 show the typical noninverting and inverting configurations and the recommended bypass capacitor values.




Figure 38. Noninverting Gain Configuration




Figure 39. Inverting Gain Configuration

## **DC-COUPLED VIDEO SIGNAL**

The ADA4858-3 does not have a rail-to-rail output stage. The output can be within 1 V of the rails. Having a charge pump on-board that can provide -3 V on a +5 V supply and -2 V on +3.3 V supply makes this part excellent for video applications. In dc-coupled applications, the black color has a 0 V voltage reference. This means that the output voltage should be able to reach 0 V, which is feasible with the presence of the charge pump. Figure 40 shows the schematic of a dc-coupled, single-supply application. It is similar to dual-supply application, where the input is properly terminated with a 50  $\Omega$  resistor to ground. The amplifier itself is set at a gain of 2 to account for the input termination loss.

The choice of  $R_{\rm F}$  and  $R_{\rm G}$  should be carefully considered for maximum flatness vs. power dissipation trade-off. In this case, the flatness is over 90 MHz, which is more than the high definition video requirement.




Figure 40. DC-Coupled, Single-Supply Schematic

#### **MULTIPLE VIDEO DRIVER**

In applications requiring that multiple video loads be driven simultaneously, the ADA4858-3 can deliver 5 V supply operation. Figure 41 shows the ADA4858-3 configured with two video loads, and Figure 42 shows the two video load performances.




Figure 41. Video Driver Schematic for Two Video Loads




Figure 42. Large Signal Frequency Response for Various Loads

## PD (POWER-DOWN) PIN

The ADA4858-3 is equipped with a PD (power-down) pin for all three amplifiers. This allows the user the ability to reduce the quiescent supply current when an amplifier is not active. The power-down threshold levels are derived from ground level. The amplifiers are powered down when the voltage applied to the PD pin is greater than a certain voltage from ground. In a 5 V supply application, the voltage is greater than 2 V, and in a 3.3 V supply application, the voltage is greater than 1.5 V. The amplifier is enabled whenever the PD pin is left floating (not connected). If the PD pin is not used, it is best to leave it floating or connected to ground. Note that the power-down feature does not control the charge pump output voltage and current.

Table 6. Power-Down Voltage Control

PD Pin	5 V	3.3 V
Not Active	<1.5 V	<1 V
Active	>2 V	>1.5 V

#### POWER SUPPLY BYPASSING

Careful attention must be paid to bypassing the power supply pins of the ADA4858-3. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. A large, usually tantalum, capacitor between 2.2  $\mu F$  to 47  $\mu F$  located in proximity to the ADA4858-3 is required to provide good decoupling for lower frequency signals. The actual value is determined by the circuit transient and frequency requirements. In addition, 0.1  $\mu F$  MLCC decoupling capacitors should be located as close to each of the power supply pins and across from both supplies as is physically possible, no more than 1/8-inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.

#### **LAYOUT**

As is the case with all high speed applications, careful attention to printed circuit board (PCB) layout details prevents associated board parasitics from becoming problematic. The ADA4858-3 can operate at up to 600 MHz; therefore, proper RF design techniques must be employed. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near and under the input and output pins reduces stray capacitance. Signal lines connecting the feedback and gain resistors should be kept as short as possible to minimize the inductance and stray capacitance associated with these traces. Termination resistors and loads should be located as close as possible to their respective inputs and outputs. Input and output traces should be kept as far apart as possible to minimize coupling (crosstalk) through the board. Adherence to microstrip or stripline design techniques for long signal traces (greater than 1 inch) is recommended. For more information on high speed board layout, see "A Practical Guide to High-Speed Printed-Circuit-Board Layout", Analog Dialogue, Volume 39, Number 3, September 2005 at www.analog.com.

# **OUTLINE DIMENSIONS**




Figure 43.16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Ordering Quantity
ADA4858-3ACPZ-R2 <sup>1</sup>	-40°C to +105°C	16-Lead LFCSP_VQ	CP-16-4	250
ADA4858-3ACPZ-R7 <sup>1</sup>	-40°C to +105°C	16-Lead LFCSP_VQ	CP-16-4	1,500
ADA4858-3ACPZ-RL <sup>1</sup>	-40°C to +105°C	16-Lead LFCSP_VQ	CP-16-4	5,000

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.