AMIS-30542 Micro-Stepping Motor Driver

Introduction

The AMIS-30542 is a micro-stepping stepper motor driver for bipolar stepper motors. The chip is connected through I/O pins and a SPI interface with an external microcontroller. It has an on-chip voltage regulator, reset-output and watchdog reset, able to supply peripheral devices. AMIS-30542 contains a current-translation table and takes the next micro-step depending on the clock signal on the "NXT" input pin and the status of the "DIR" (=direction) register or input pin. The chip provides a so-called "speed and load angle" output. This allows the creation of stall detection algorithms and control loops based on load-angle to adjust torque and speed. It is using a proprietary PWM algorithm for reliable current control.

The AMIS-30542 is implemented in I2T100 technology, enabling both high-voltage analog circuitry and digital functionality on the same chip. The chip is fully compatible with the automotive voltage requirements.

The AMIS-30542 is ideally suited for general-purpose stepper motor applications in the automotive, industrial, medical, and marine environment. With the on-chip voltage regulator it further reduces the BOM for mechatronic stepper applications.

Key Features

- Dual H-Bridge for 2-Phase Stepper Motors
- Programmable Peak-Current Up to 2.2 A Continuous† (5 A Short Time) Using a 5-bit Current DAC
- On-Chip Current Translator
- SPI Interface
- Speed and Load Angle Output
- Seven Step Modes from Full Step Up to 32 Micro-Steps
- Fully Integrated Current-Sense
- PWM Current Control with Automatic Selection of Fast and Slow Decay
- Low EMC PWM with Selectable Voltage Slopes
- Active Fly-Back Diodes
- Full Output Protection and Diagnosis
- Thermal Warning and Shutdown
- Compatible with 5 V and 3.3 V Microcontrollers
- Integrated 5 V Regulator to Supply External Microcontroller
- Integrated Reset Function to Reset External Microcontroller
- Integrated Watchdog Function
- These Devices are Pb-Free and are RoHS Compliant*

†Output current level may be limited by ambient temperature and heat sinking. *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com



NQFP-32, 7x7 CASE 560AA

MARKING DIAGRAM



C542-001 = Specific Device Code

XXXX = Date Code

Y = Assembly Location ZZ = Traceability Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 27 of this data sheet.

BLOCK DIAGRAM




Figure 1. Block Diagram AMIS-30542

Table 1. PIN LIST AND DESCRIPTION

Name	Pin	Description	Туре	Equivalent Schematic
GND	1	Ground	Supply	
DI	2	SPI Data In	Digital Input	Type 2
CLK	3	SPI Clock Input	Digital Input	Type 2
NXT	4	Next micro-step input	Digital Input	Type 2
DIR	5	Direction input	Digital Input	Type 2
ERR	6	Error output (open drain)	Digital Output	Type 4
SLA	7	Speed load angle output	Analog Output	Type 5
/	8	No function (to be left open in normal operation)		
CPN	9	Negative connection of charge pump capacitor	High Voltage	
CPP	10	Positive connection of charge pump capacitor	High Voltage	
VCP	11	Charge pump filter-capacitor	High Voltage	
CLR	12	"Clear" = chip reset input	Digital Input	Type 1
CS	13	SPI chip select input	Digital Input	Type 2
VBB	14	High voltage supply Input	Supply	Type 3
MOTYP	15, 16	Negative end of phase Y coil output	Driver Output	
GND	17, 18	Ground, heat sink	Supply	
MOTYN	19, 20	Positive end of phase Y coil output	Driver Output	
MOTXN	21, 22	Positive end of phase X coil output	Driver Output	
GND	23, 24	Ground, heat sink	Supply	
MOTXP	25, 26	Negative end of phase X coil output	Driver Output	
VBB	27	High voltage supply input	Supply	Type 3
/	30	No function (to be left open in normal operation)		
POR/WD	28	Power-on-reset and watchdog reset output (open drain)	Digital Output	Type 2
TST0	29	Test pin input (to be tied to ground in normal operation)	Digital Input	
DO	31	SPI data output (open drain)	Digital Output	Type 4
VDD	32	Logic supply output (needs external decoupling capacitor)	Supply	Type 6




Figure 2. Pin Out AMIS-30542

Table 2. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
V _{BB}	Analog DC supply voltage (Note 1)	-0.3	+40	V
T _{ST}	Storage temperature	-55	+160	°C
TJ	Junction Temperature under bias (Note 2)	-50	+175	°C
V_{ESD}	Electrostatic discharges on component level, All pins (Note 3)	-2	+2	kV
V_{ESD}	Electrostatic discharges on component level, HiV pins (Note 4)	-8	+8	kV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. For limited time < 0.5 s.
- 2. Circuit functionality not guaranteed.
- 3. Human body model (100 pF via 1.5 k Ω , according to JEDEC EIA–JESD22–A114–B).
- 4. HiV = High Voltage Pins MOTxx, V_{BB}, GND; (100 pF via 1.5 kΩ, according to JEDEC EIA–JESD22–A114–B).

Table 3. THERMAL RESISTANCE

	Thermal Resi	stance		
		Junction-to	o-Ambient	
Package	Junction-to-Exposed Pad	1S0P board	2S2P board	Unit
NQFP-32	0.95	60	30	K/W

EQUIVALENT SCHEMATICS

Following figure gives the equivalent schematics of the user relevant inputs and outputs. The diagrams are simplified representations of the circuits used.



TYPE 3: VDD and VBB power supply inputs

Figure 3. In- and Output Equivalent Diagrams

PACKAGE THERMAL CHARACTERISTICS

The AMIS-30542 is available in a NQFP32 package. For cooling optimizations, the NQFP has an exposed thermal pad which has to be soldered to the PCB ground plane. The ground plane needs thermal vias to conduct the heat to the bottom layer. Figure 3 gives an example for good power distribution solutions.

For precise thermal cooling calculations the major thermal resistances of the device are given. The thermal media to which the power of the devices has to be given are:

- Static environmental air (via the case)
- PCB board copper area (via the exposed pad)

The thermal resistances are presented in Table 5: DC Parameters.

The major thermal resistances of the device are the Rth from the junction to the ambient (Rthja) and the overall Rth from the junction to exposed pad (Rthjp). In Table 5 below one can find the values for the Rthja and Rthjp, simulated according to JESD-51:

The Rthja for 2S2P is simulated conform JEDEC JESD-51 as follows:

- A 4-layer printed circuit board with inner power planes and outer (top and bottom) signal layers is used
- Board thickness is 1.46 mm (FR4 PCB material)
- The 2 signal layers: 70 μm thick copper with an area of 5500 mm² copper and 20% conductivity
- The 2 power internal planes: 36 µm thick copper with an area of 5500 mm² copper and 90% conductivity
 The Rthja for 1S0P is simulated conform to JEDEC
 JESD-51 as follows:
- A 1-layer printed circuit board with only 1 layer
- Board thickness is 1.46 mm (FR4 PCB material)
- The layer has a thickness of 70 μm copper with an area of 5500 mm² copper and 20% conductivity




Figure 4. Example of NQFP-32 PCB Ground Plane Layout in Top View (Preferred Layout at Top and Bottom)

ELECTRICAL SPECIFICATION

Recommend Operation Conditions

Operating ranges define the limits for functional operation and parametric characteristics of the device. Note that the functionality of the chip outside these operating

ranges is not guaranteed. Operating outside the recommended operating ranges for extended periods of time may affect device reliability.

Table 4. OPERATING RANGES

Symbol	Parameter	Min	Max	Unit
V _{BB}	Analog DC Supply	+6	+30	V
TJ	Junction Temperature (Note 5)	-40	+172	°C

^{5.} No more than 100 cumulative hours in life time above T_{tw} .

Table 5. DC PARAMETERS (The DC parameters are given for V_{BB} and temperature in their operating ranges unless otherwise specified) Convention: currents flowing in the circuit are defined as positive

Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Тур	Max	Unit
SUPPLY AN	D VOLTAGE	REGULATORS		<u> </u>			
V _{BB}		Nominal operating supply range		6		30	V
I _{BB}	V _{BB}	Total internal current consumption (Note 6)	Unloaded outputs			8	mA
V_{DD}		Regulated Output Voltage		4.75	5	5.25	V
I _{INT}		Internal load current (Note 6)	Unloaded outputs			8	mA
I _{LOAD}	l	Max Output Current (external and	6 V ≤ V _{BB} < 8 V	20			
	V_{DD}	internal loads)	$8 \text{ V} \leq \text{V}_{BB} \leq 30 \text{ V}$	50			1
I _{DDLIM}		Current limitation	Pin shorted to ground			150	mA
I _{LOAD_PD}		Output current in Power Down		1			mA
POWER-ON	I-RESET (P	OR)		•		•	
V _{DDH}		Internal POR comparator threshold	V _{DD} rising	4.0	4.25	4.4	V
V _{DDL}	V_{DD}	Internal POR comparator threshold	V _{DD} falling		3.68		V
MOTORDRIN	VER						
I _{MDmax,Peak}		Max current through motor coil in normal operation	$T_J = -40^{\circ}C$		5525		mA
I _{Mdmax,RMS}	MOTXP MOTXN MOTYP	Max RMS current through coil in normal operation	$T_J = -40^{\circ}C$		3906		mA
I _{Mdabs}	MOTYN	Absolute error on coil current		-10		10	%
I _{Mdrel}		Error on current ratio I _{COILx} / I _{COILy}		-7		7	%
I _{SET_TC1}		Temperature coefficient of coil current set-level, CUR[4:0] = 027	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 160^{\circ}\text{C}$		-240		ppm/K
I _{SET_TC2}		Temperature coefficient of coil current set-level, CUR[4:0] = 2831	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 160^{\circ}\text{C}$		-490		ppm/K
R _{HS}		On-resistance high-side driver,	V _{BB} = 12 V, T _J = 27°C		0.10	0.16	Ω
		CUR[4:0] = 031 (Note 7)	V _{BB} = 12 V, T _J = 160°C		0.16	0.31	Ω
R _{LS3}		On-resistance low-side driver,	V _{BB} = 12 V, T _J = 27°C		0.11	0.16	Ω
		CUR[4:0] = 2331 (Note 7)	V _{BB} = 12 V, T _J = 160°C		0.18	0.31	Ω
R _{LS2}		On-resistance low-side driver,	V _{BB} = 12 V, T _J = 27°C		0.22	0.31	Ω
		CUR[4:0] = 1622 (Note 7)	V _{BB} = 12 V, T _J = 160°C		0.35	0.63	Ω
R _{LS1}		On-resistance low-side driver,	V _{BB} = 12 V, T _J = 27°C		0.47	0.63	Ω
		CUR[4:0] = 915 (Note 7)	V _{BB} = 12 V, T _J = 160°C		0.74	1.25	Ω
R _{LS0}		On-resistance low-side driver,	V _{BB} = 12 V, T _J = 27°C		0.92	1.25	Ω
		CUR[4:0] = 08 (Note 7)	V _{BB} = 12 V, T _J = 160°C		1.51	2.50	Ω
I _{Mpd}		Pull down current	HiZ mode		10		mA
DIGITAL INP	PUTS				<u></u>		-
I _{leak}	DI CLV	Input Leakage (Note 8)	T _J = 160°C			1	μА
V _{IL}	DI, CLK NXT, DIR	Logic Low Threshold		0		0.65	V
V _{IH}	CLR, CS	Logic High Threshold		2.20		V_{DD}	V
R _{pd_CLR}	CLR	Internal Pulldown Resistor		120		300	kΩ
R _{pd_TST}	TST0	Internal Pulldown Resistor		3		9	kΩ

^{6.} Current with oscillator running, all analogue cells active, SPI communication and NXT pulses applied. No floating inputs. Parameter guaranteed by design.
7. Characterization Data Only

^{8.} Not valid for pins with internal Pulldown resistor

Table 5. DC PARAMETERS (The DC parameters are given for V_{BB} and temperature in their operating ranges unless otherwise specified) Convention: currents flowing in the circuit are defined as positive.

Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Тур	Max	Unit
DIGITAL OL	JTPUTS				•		
V _{OL}	DO, ERR, POR/WD	Logic Low level open drain	I _{OL} = 5 mA			0.5	V
THERMAL \	WARNING AI	ND SHUTDOWN					
T _{tw}		Thermal Warning		138	145	152	°C
T _{tsd}		Thermal shutdown (Notes 9 and 10)			T _{tw} + 20		°C
CHARGE P	UMP			•		•	
V _{cp}		Output voltage	6 V< V _{BB} < 15 V		2 * V _{BB} – 1.5		V
	VCP		15 V < V _{BB} < 30 V	V _{BB} +8	V _{BB} +11.5	V _{BB} +15	V
C _{buffer}		External buffer capacitor		180	220	470	nF
C_{pump}	CPP CPN	External pump capacitor		180	220	470	nF
PACKAGE T	THERMAL R	ESISTANCE VALUE					
Rth _{ja}	NOED	Thermal Resistance Junction-to-Ambient	Simulated Conform JEDEC JESD-51, (2S2P)		30		K/W
Rth _{jp}	NQFP	Thermal Resistance Junction-to-Exposed Pad			0.95		K/W
SPEED AND	LOAD ANG	LE OUTPUT			•		
V _{out}		Output Voltage Range		0.2		V _{DD} - 0.2	V
V _{off}		Output Offset SLA pin	SLAG = 0	-50		50	mV
			SLAG = 1	-30		30	mV
G _{sla}	SLA	Gain of SLA Pin = V _{BEMF} / V _{COIL}	SLAG = 0		0.5		
			SLAG = 1		0.25		
R _{out}		Output Resistance SLA pin			0.23	1	kΩ
C _{load}		Load Capacitance SLA pin				50	pF

No more than 100 cumulated hours in life time above T_{tw}.
 Thermal shutdown is derived from thermal warning Characterization Data Only.

 $\textbf{Table 6. AC PARAMETERS} \ (\textbf{The AC parameters are given for } V_{BB} \ \textbf{and temperature in their operating ranges})$

Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Тур	Max	Unit
INTERNAL (OSCILLATO	R					
f _{osc}		Frequency of internal oscillator		3.6	4	4.4	MHz
MOTOR DR	IVER						
f_{PWM}		PWM frequency		20.8	22.8	24.8	kHz
	MOTxx	Double PWM frequency	Frequency depends only on internal oscillator	41.6	45.6	49.6	kHz
f _d		PWM jitter Depth (Note 11)]		10		% f _{PWM}
tb _{rise}			EMC[1:0] = 00		350		V/μs
	MOTxx	Turn-on voltage slope, 10% to	EMC[1:0] = 01		250		V/μs
	MOTXX	90%	EMC[1:0] = 10		200		V/μs
			EMC[1:0] = 11		100		V/μs
tb _{fall}			EMC[1:0] = 00		350		V/μs
	MOTxx	Turn-off voltage slope, 90% to	EMC[1:0] = 01		250		V/μs
	MOTXX	10%	EMC[1:0] = 10		200		V/μs
			EMC[1:0] = 11		100		V/μs
DIGITAL OU	TPUTS						
t _{H2L}	DO ERR	Output fall-time from V _{inH} to V _{inL}	Capacitive load 400 pF and pullup resistor of 1.5 k Ω			50	ns
CHARGE P	JMP						
f _{CP}	CPN CPP	Charge pump frequency			250		kHz
t _{CPU}	MOTxx	Startup time of charge pump (Note 12)	Spec external components			5	ms
CLR FUNCT	ION						
t _{CLR}	CLR	Hard reset duration time		100			μs
POWER-UP)						
t _{PU}		Powerup time	V_{BB} = 12 V, I_{LOAD} = 50 mA, C_{LOAD} = 220 nF			110	μs
t _{POR}	POR/WD	Reset duration	See Flgure 16		100		ms
t _{RF}	1	Reset filter time	See Flgure 16		1		μs
WATCHDOO	ì						
t _{WDTO}		Watchdog time out interval		32		512	ms
t _{WDPR}	POR/WD	Prohibited watchdog acknowledge delay			2		ms
NXT FUNCT	ION			•			
t _{NXT_HI}		NXT Minimum, High Pulse Width	See Figure 5	2			μs
t _{NXT_HI}	1	NXT Minimum, Low Pulse Width	See Figure 5	2			μs
t _{DIR_SET}	NXT	NXT Hold Time, Following Change of DIR	See Figure 5	0.5			μs
t _{DIR_HOLD}		NXT Hold Time, Before Change of DIR	See Figure 5	0.5			μs

^{11.} Characterization Data Only 12. Guaranteed by design




Figure 5. NXT-Input Timing Diagram

Table 7. SPI TIMING PARAMETERS

Symbol	Parameter	Min	Тур	Max	Unit
t _{CLK}	SPI Clock Period	1			μs
tclk_High	SPI Clock High Time	100			ns
t _{CLK_LOW}	SPI Clock Low Time	100			ns
t _{SET_DI}	DI Set Up Time, Valid Data Before Rising Edge of CLK	50			ns
tHOLD_DI	DI Hold Time, Hold Data After Rising Edge of CLK	50			ns
t _{CSB_HIGH}	CS High Time	2.5			μs
t _{SET_CSB}	CS Set Up Time, CS Low Before Rising Edge of CLK	100			ns
t _{SET_CLK}	CLK Set Up Time, CLK Low Before Rising Edge of CS	100			ns




Figure 6. SPI Timing

TYPICAL APPLICATION SCHEMATIC




Figure 7. Typical Application Schematic AMIS-30542

Table 8. EXTERNAL COMPONENTS LIST AND DESCRIPTION

Component	Function	Typ Value	Tolerance	Unit
C ₁	V _{BB} Buffer Capacitor (Note 13)	100	-20 +80%	μF
C ₂ , C ₃	V _{BB} Decoupling Block Capacitor	100	-20 +80%	nF
C ₄	V _{DD} Buffer Capacitor	100	±20%	nF
C ₅	V _{DD} Buffer Capacitor	100	±20%	nF
C ₆	Charge Pump Buffer Capacitor	220	±20%	nF
C ₇	Charge Pump Pumping Capacitor	220	±20%	nF
C ₈	Low Pass Filter SLA	1	±20%	nF
R ₁	Low Pass Filter SLA	5.6	±1%	kΩ
R _{2,} R _{3,} R ₄	Pullup Resistor Open Drain Output	4.7	±1%	kΩ
D ₁	Optional Reverse Protection Diode	MURD530		

13.ESR < 1 Ω .

FUNCTIONAL DESCRIPTION

H-Bridge Drivers

A full H-bridge is integrated for each of the two stator windings. Each H-bridge consists of two low-side and two high-side N-type MOSFET switches. Writing logic '0' in bit <MOTEN> disables all drivers (high-impedance). Writing logic '1' in this bit enables both bridges and current can flow in the motor stator windings.

In order to avoid large currents through the H-bridge switches, it is guaranteed that the top- and bottom-switches of the same half-bridge are never conductive simultaneously (interlock delay).

A two-stage protection against shorts on motor lines is implemented. In a first stage, the current in the driver is limited. Secondly, when excessive voltage is sensed across the transistor, the transistor is switched off.

In order to reduce the radiated/conducted emission, voltage slope control is implemented in the output switches. The output slope is defined by the gate-drain capacitance of output transistor and the (limited) current that drives the gate. There are two trimming bits for slope control (see Table 14 SPI Control Parameter Overview EMC[1:0]).

The power transistors are equipped with so-called "active diodes": when a current is forced trough the transistor switch in the reverse direction, i.e. from source to drain, then the transistor is switched on. This ensures that most of the current flows through the channel of the transistor instead of through the inherent parasitic drain-bulk diode of the transistor.

Depending on the desired current range and the micro-step position at hand, the R_{DS(on)} of the low-side

transistors will be adapted such that excellent current–sense accuracy is maintained. The $R_{DS(on)}$ of the high–side transistors remain unchanged; see Table 5 DC Parameters for more details.

PWM Current Control

A PWM comparator compares continuously the actual winding current with the requested current and feeds back the information to a digital regulation loop. This loop then generates a PWM signal, which turns on/off the H-bridge switches. The switching points of the PWM duty-cycle are synchronized to the on-chip PWM clock. The frequency of the PWM controller can be doubled and an artificial jitter can be added (see Table 14 SPI Control Parameter Overview PWMJ). The PWM frequency will not vary with changes in the supply voltage. Also variations in motor-speed or load-conditions of the motor have no effect. There are no external components required to adjust the PWM frequency.

Automatic Forward and Slow-Fast Decay

The PWM generation is in steady-state using a combination of forward and slow-decay. The absence of fast-decay in this mode, guarantees the lowest possible current-ripple "by design". For transients to lower current levels, fast-decay is automatically activated to allow high-speed response. The selection of fast or slow decay is completely transparent for the user and no additional parameters are required for operation.





Figure 8. Forward and Slow/Fast Decay PWM

Automatic Duty Cycle Adaptation

In case the supply voltage is lower than 2*Bemf, then the duty cycle of the PWM is adapted automatically to > 50% to maintain the requested average current in the coils. This

process is completely automatic and requires no additional parameters for operation. The over-all current-ripple is divided by two if PWM frequency is doubled (see Table 14 SPI Control Parameter Overview PWMF)



Step Translator and Step Mode

The step translator provides the control of the motor by means of SPI register Stepmode: SM[2:0], SPI register DIRCNTRL and input pins DIR and NXT. It is translating consecutive steps in corresponding currents in both motor coils for a given step mode.

One out of seven possible stepping modes can be selected through SPI-bits SM[2:0] (see Table 14 SPI Control Parameter Overview) After power-on or hard reset, the coil-current translator is set to the default 1/32 micro-stepping at position '0'. Upon changing the step mode, the translator jumps to position 0* of the

corresponding stepping mode. When remaining in the same step mode, subsequent translator positions are all in the same column and increased or decreased with 1. Table 10 lists the output current vs. the translator position.

As shown in Figure 10 the output current-pairs can be projected approximately on a circle in the (I_x, I_y) plane. There are, however, two exceptions: uncompensated half step and full step. In these step modes the currents are not regulated to a fraction of I_{max} but are in all intermediate steps regulated at 100%. In the (I_x, I_y) plane the current-pairs are projected on a square. Table 9 lists the output current vs. the translator position for these cases.

Table 9. SQUARE TRANSLATOR TABLE FOR FULL STEP AND UNCOMPENSATED HALF STEP

	Stepmode	(SM[2:0])		% of I _{max}
	101	110		
MSP[6:0]	Uncompensated Half Step	Full Step	Coil x	Coil y
000 0000	0*	-	0	100
001 0000	1	1	100	100
010 0000	2	-	100	0
011 0000	3	2	100	-100
100 0000	4	-	0	-100
101 0000	5	3	-100	-100
110 0000	6	-	-100	0
111 0000	7	0	-100	100

Table 10. CIRCULAR TRANSLATOR TABLE

		% of I _{max}					
	000	001	010	011	100		
MSP[6:0]	1/32	1/16	1/8	1/4	1/2	Coil x	Coil y
000 0000	'0'	0*	0*	0*	0*	0	100
000 0001	1	-	-	-	-	3.5	98.8
000 0010	2	1	-	-	-	8.1	97.7
000 0011	3	-	-	-	-	12.7	96.5
000 0100	4	2	1	-	-	17.4	95.3
000 0101	5	-	-	-	-	22.1	94.1
000 0110	6	3	-	-	-	26.7	93
000 0111	7	-	-	-	-	31.4	91.8
000 1000	8	4	2	1	-	34.9	89.5
000 1001	9	-	-	_	-	38.3	87.2
000 1010	10	5	-	_	-	43	84.9
000 1011	11	-	-	-	-	46.5	82.6
000 1100	12	6	3	-	-	50	79
000 1101	13	-	-	-	-	54.6	75.5
000 1110	14	7	-	-	-	58.1	72.1
000 1111	15	_	_	_	_	61.6	68.6
001 0000	16	8	4	2	1	65.1	65.1
001 0001	17		-	-	-	68.6	61.6
001 0010	18	9	_	_	_	72.1	58.1
001 0011	19		_	_	_	75.5	54.6
001 0100	20	10	5	_	_	79.5	50
001 0101	21	-	-	_		82.6	46.5
001 0110	22	11	_	_	_	84.9	43
001 0111	23		_	_	_	87.2	38.3
001 1000	24	12	6	3	_	89.5	34.9
001 1001	25	-	-	-	_	91.8	31.4
001 1010	26	13	_	_	_	93	26.7
001 1011	27	-	_	_	_	94.1	22.1
001 1100	28	14	7	_	_	95.3	17.4
001 1101	29	-	-	_	_	96.5	12.7
001 1110	30	15	_	_	_	97.7	8.1
001 1111	31	-	_	_	_	98.8	3.5
010 0000	32	16	8	4	2	100	0.5
010 0000	33	-	-	-	-	98.8	-3.5
010 0010	34	17	_	_	_	97.7	-8.1
010 0011	35		_	_	_	96.5	-12.7
010 0100	36	18	9	_	_	95.3	-17.4
010 0101	37	-	-	-	-	94.1	-22.1
010 0110	38	19	_	_	_	93	-26.7
010 0111	39	-	_	_	_	91.8	-31.4
010 1000	40	20	10	5	_	89.5	-34.9
010 1001	41		-	-	_	87.2	-38.3
010 1010	42	21	-	-	_	84.9	-43
010 1011	43	-		_		82.6	-46.5
010 1100	44	22	11	_	_	79	-40.3 -50
010 1101	45	_	-	_	_	75.5	-54.6
010 1110	46	23		_	_	73.3	-54.0 -58.1
010 1111	47	-	-	_	_	68.6	-61.6
011 0000	48	24	12	6	3	65.1	-61.0 -65.1
011 0000	49		-		-	61.6	-68.6
011 0001	50	25	-	-	-	58.1	-08.0 -72.1
011 0010	51		-	-	-	54.6	-72.1 -75.5
011 0100	52	26	13	-	_	54.0	-75.5 -79
011 0100	53		-	-	-	46.5	-79 -82.6
011 0110	54	27		-		43	-84.9
011 0110	54 55	-	-	-	-	38.3	-84.9 -87.2
				7			
011 1000	56 57	28	14		-	34.9	-89.5
011 1001	57	-	-	-	-	31.4	-91.8
011 1010	58	29	-	-	-	26.7	-93
011 1011	59	-	-	-	-	22.1	-94.1
011 1100	60	30	15	-	-	17.4	-95.3
011 1101	61	-	-	-	-	12.7	-96.5
011 1110	62	31	-	-	-	8.1	-97.7

Table 11. CIRCULAR TRANSLATOR TABLE (CONTINUED)

			Stepmode (SM[2:0])			% of	I _{max}
	000	001	010	011	100		
MSP[6:0]	1/32	1/16	1/8	1/4	1/2	Coil x	Coil y
100 0000	64	32	16	8	4	0	-100
100 0001	65	_	-		_	-3.5	-98.8
100 0010	66	33	_	_	_	-8.1	-97.7
100 0011	67	-	-	_	-	-12.7	-96.5
100 0100	68	34	17	-	-	-17.4	-95.3
100 0101	69	-	-	-	_	-22.1	-94.1
100 0110	70	35	-	-	-	-26.7	-93
100 0111	71	-	-	-	-	-31.4	-91.8
100 1000	72	36	18	9	-	-34.9	-89.5
100 1001	73	-	-	-	-	-38.3	-87.2
100 1010	74	37	-	-	-	-43	-84.9
100 1011	75	-	-	_	-	-46.5	-82.6
100 1100	76	38	19	_	-	-50 54.6	-79
100 1101	77 78	39	-	-	-	-54.6 -58.1	-75.5 -72.1
100 1110	78 79	-	-		_	-56.1 -61.6	-72.1 -68.6
101 0000	80	40	20	10	- 5	-61.6 -65.1	-65.1
101 0000	81	-	-	-	-	-68.6	-61.6
101 0010	82	41	-	_	-	-72.1	-58.1
101 0011	83	-	-	-	-	-75.5	-54.6
101 0100	84	42	21	-	-	-79	-50
101 0101	85		-	-	-	-82.6	-46.5
101 0110	86	43	-	-	-	-84.9	-43
101 0111	87	_	-	-	_	-87.2	-38.3
101 1000	88	44	22	11	-	-89.5	-34.9
101 1001	89	-	-	-	-	-91.8	-31.4
101 1010	90	45	-	-	-	-93	-26.7
101 1011	91	-	-	-	-	-94.1	-22.1
101 1100	92	46	23		-	-95.3	-17.4
101 1101	93 94	- 47	-	-	-	-96.5	-12.7
101 1111	94 95	47	-	-	-	-97.7 -98.8	-8.1 -3.5
110 0000	96	48	24	12	6	-100	0
110 0001	97	-	_	-	-	-98.8	3.5
110 0010	98	49	_	_	_	-97.7	8.1
110 0011	99	-	-	-	-	-96.5	12.7
110 0100	100	50	25	-	-	-95.3	17.4
110 0101	101	-	-	-	-	-94.1	22.1
110 0110	102	51	-	-	-	-93	26.7
110 0111	103	-	-	-	-	-91.8	31.4
110 1000	104	52	26	13	-	-89.5	34.9
110 1001	105	-	-	-	-	-87.2	38.3
110 1010	106	53	-	_	-	-84.9	43
110 1011	107	-	-	-	-	-82.6	46.5
110 1100	108 109	54 -	27 _	-	-	-79 -75.5	50 54.6
110 1110	110	- 55	-	-	-	-75.5 -72.1	58.1
110 1111	111	-	_		_	-72.1 -68.6	61.6
111 0000	112	56	28	14	7	-65.1	65.1
111 0001	113	-	-	-	-	-61.6	68.6
111 0010	114	57	-	-	-	-58.1	72.1
111 0011	115	-	-	-	-	-54.6	75.5
111 0100	116	58	29	-	-	-50	79
111 0101	117	-	-	-	-	-46.5	82.6
111 0110	118	59	-	-	-	-43	84.9
111 0111	119	_	-	-	-	-38.3	87.2
111 1000	120	60	30	15	-	-34.9	89.5
111 1001	121	-	-	-	-	-31.4	91.8
111 1010	122	61	-	-	-	-26.7	93
111 1011	123	-	- 01		-	-22.1	94.1
111 1100	124	62	31	-	-	-17.4	95.3
111 1101	125 126	- 63	-	-	-	-12.7	96.5
111 1110	120	ບວ	-	-	-	-8.1 -3.5	97.7




Figure 10. Translator Table: Circular and Square

Direction

The direction of rotation is selected by means of following combination of the DIR input pin and the SPI-controlled direction bit <DIRCTRL>. (see Table 14 SPI Control Parameter Overview)

NXT input

Changes on the NXT input will move the motor current one step up/down in the translator table (even when the motor is disabled: <MOTEN> = 0). Depending on the

NXT-polarity bit <NXTP> (see Table 14 SPI Control Parameter Overview), the next step is initiated either on the rising edge or the falling edge of the NXT input.

Translator Position

The translator position MSP[6:0] can be read in SPI Status Register 3 (See Table 15 SR3). This is a 7-bit number equivalent to the 1/32th micro-step from see Table 10 "Circular Translator Table". The translator position is updated immediately following a NXT trigger.




Figure 11. Translator Position Timing Diagram

Synchronization of Step Mode and NXT Input

When step mode is re-programmed to another resolution (Figure 12), then this is put in effect immediately upon the first arriving "NXT" input. If the micro-stepping resolution is increased, the coil currents will be regulated to the nearest micro-step, according to the fixed grid of the increased resolution. If however the micro-stepping resolution is decreased, then it is possible to introduce an offset (or phase shift) in the micro-step translator table.

If the step resolution is decreased at a translator table position that is shared both by the old and new resolution setting, then the offset is zero and micro-stepping is proceeds according to the translator table.

If the translator position is <u>not</u> shared both by the old and new resolution setting, then the micro-stepping proceeds with an offset relative to the translator table (See Figure 12 right hand side).




Figure 12. NXT-Step Mode Synchronization

Left: Change from lower to higher resolution. The left-hand side depicts the ending half-step position during which a new step mode resolution was programmed. The right-hand side diagram shows the effect of subsequent NXT commands on the micro-step position.

Right: Change from higher to lower resolution. The left–hand side depicts the ending micro–step position during which a new step mode resolution was programmed. The right–hand side diagram shows the effect of subsequent NXT commands on the half–step position.

Note: It is advised to reduce the micro–stepping resolution only at micro–step positions that overlap with desired micro–step positions of the new resolution.

Programmable Peak-Current

The amplitude of the current waveform in the motor coils (coil peak current = I_{max}) is adjusted by means of an SPI parameter "CUR[4:0]" (see Table 14 SPI Control Parameter

Overview). Whenever this parameter is changed, the coil-currents will be updated immediately at the next PWM period. Figure 13 presents the Peak-Current and Current Ratings in conjunction to the Current setting CUR[4:0].




Figure 13. Programmable Peak-Current Overview

Speed and Load Angle Output

The SLA-pin provides an output voltage that indicates the level of the Back-e.m.f. voltage of the motor. This Back-e.m.f. voltage is sampled during every so-called "coil

current zero crossings". Per coil, two zero-current positions exist per electrical period, yielding in total four zero-current observation points per electrical period.




Figure 14. Principle of Bemf Measurement

Because of the relatively high recirculation currents in the coil during current decay, the coil voltage $V_{\rm COIL}$ shows a transient behavior. As this transient is not always desired in application software, two operating modes can be selected by means of the bit <SLAT> (see "SLA-transparency" in Table 14 SPI Control Parameter Overview). The SLA pin shows in "transparent mode" full visibility of the voltage transient behavior. This allows a sanity-check of the speed–setting versus motor operation and characteristics and supply voltage levels. If the bit "SLAT" is cleared, then only the voltage samples at the end of each coil current zero crossing are visible on the SLA-pin. Because the transient

behavior of the coil voltage is not visible anymore, this mode generates smoother Back e.m.f. input for post–processing, e.g. by software.

In order to bring the sampled Back e.m.f. to a descent output level (0 V to 5 V), the sampled coil voltage V_{COIL} is divided by 2 or by 4. This divider is set through an SPI bit $\langle SLAG \rangle$. (see Table 14 SPI Control Parameter Overview)

The following drawing illustrates the operation of the SLA-pin and the transparency-bit. "PWMsh" and " I_{COIL} = 0" are internal signals that define together with SLAT the sampling and hold moments of the coil voltage.




Figure 15. Timing Diagram of SLA-Pin

Warning, Error Detection and Diagnostics Feedback

Thermal Warning and Shutdown

When junction temperature rises above T_{TW} , the thermal warning bit <TW> is set (Table 16 SPI Status registers Address SR0). If junction temperature increases above thermal shutdown level, then the circuit goes in "Thermal Shutdown" mode (<TSD>) and all driver transistors are disabled (high impedance) (see Table 16 SPI Status registers Address SR2). The conditions to reset flag <TSD> is to be at a temperature lower than T_{tw} and to clear the <TSD> flag by reading it using any SPI read command.

Overcurrent Detection

The overcurrent detection circuit monitors the load current in each activated output stage. If the load current exceeds the over-current detection threshold, then the overcurrent flag is set and the drivers are switched off to reduce the power dissipation and to protect the integrated circuit. Each driver transistor has an individual detection bit in (see Table 16 SPI Status registers Address SR1 and SR2: <OVCXij> and <OVCYij>). Error condition is latched and the microcontroller needs to clean the status bits to reactivate the drivers.

Note: Successive reading the SPI StatusRegisters 1 and 2 in case of a short circuit condition, may lead to damage to the drivers.

Open Coil/Current Not Reached Detection

Open coil detection is based on the observation of 100% duty cycle of the PWM regulator. If in a coil 100% duty cycle is detected for longer than 200 ms then the related driver transistors are disabled (high-impedance) and an appropriate bit in the SPI status register is set (<OPENX> or <OPENY>). (Table 16)

When the resistance of a motor coil is very large and the supply voltage is low, it can happen that the motor driver is not able to deliver the requested current to the motor. Under these conditions the PWM controller duty cycle will be 100% and after 200 ms the error pin and <OPENX>, <OPENY> will flag this situation (motor current is kept alive). This feature can be used to test if the operating conditions (supply voltage, motor coil resistance) still allow reaching the requested coil—current or else the coil current should be reduced.

Charge Pump Failure

The charge pump is an important circuit that guarantees low $R_{DS(on)}$ for all drivers, especially for low supply voltages. If supply voltage is too low or external components are not properly connected to guarantee $R_{DS(on)}$ of the drivers, then the bit <CPFAIL> is set (Table 16). Also after POR the charge pump voltage will need some time to exceed the required threshold. During that time <CPFAIL> will be set to "1".

Error Output

This is a digital output to flag a problem to the external microcontroller. The signal on this output is active low and the logic combination of:

NOT(ERRB) = <TW> OR <TSD> OR <OVCXij> OR <OVCYij> OR <OPENi> OR <CPFAIL>

Logic Supply Regulator

AMIS-30542 has an on-chip 5 V low-drop regulator with external capacitor to supply the digital part of the chip, some low-voltage analog blocks and external circuitry. The voltage level is derived from an internal bandgap reference. To calculate the available drive-current for external

circuitry, the specified I_{load} should be reduced with the consumption of internal circuitry (unloaded outputs) and the loads connected to logic outputs. See Table 5. DC parameters

Power-On Reset (POR) Function

The open drain output pin \overline{POR}/WD provides an "active low" reset for external purposes. At powerup of AMIS-30542, this pin will be kept low for some time to reset for example an external microcontroller. A small analogue filter avoids resetting due to spikes or noise on the V_{DD} supply.




Figure 16. Power-on-Reset Timing Diagram

Watchdog Function

CLR pin (=Hard Reset)

Logic 0 on CLR pin allows normal operation of the chip. To reset the complete digital inside AMIS-30542, the input CLR needs to be pulled to logic 1 during minimum time given by $t_{\rm CLR}$. (Table 6 AC Parameters). This reset function clears all internal registers without the need of a power-cycle, except in sleep mode. The operation of all

analog circuits is depending on the reset state of the digital, charge pump remains active. Logic 0 on CLR pin resumes normal operation again.

The voltage regulator remains functional during and after the reset and the \overline{POR}/WD pin is not activated. Watchdog function is reset completely.

Sleep Mode

The bit <SLP> in SPI Control Register 2 (See Table 12) is provided to enter a so-called "sleep mode". This mode allows reduction of current-consumption when the motor is not in operation. The effect of sleep mode is as follows:

- The drivers are put in HiZ
- All analog circuits are disabled and in low-power mode
- All internal registers are maintaining their logic content
- NXT and DIR inputs are forbidden
- SPI communication remains possible (slight current increase during SPI communication)
- Oscillator and digital clocks are silent, except during SPI communication

The voltage regulator remains active but with reduced current-output capability ($I_{LOADSLP}$). The watchdog timer stops running and it's value is kept in the counter. Upon leaving sleep mode, this timer continues from the value it had before entering sleep mode.

Normal operation is resumed after writing logic '0' to bit <SLP>. A startup time is needed for the charge pump to stabilize. After this time, NXT commands can be issued.




Figure 17. Watchdog Timing Diagram

NOTE: t_{DSPI} is the time needed by the external microcontroller to shift-in the <WDEN> bit after a powerup.

The duration of the watchdog timeout interval is programmable through the WDT[3:0] bits (See also Table 13: SPI CONTROL REGISTERS (ALL SPI control registers have Read/Write Access and default to "0" after power—on or hard reset). The timing is given in Table 12 below.

Table 12. WATCHDOG TIMEOUT INTERVAL AS FUNCTION OF WDT[3.0]
Table 12. WATCHDOG TIMEOUT INTERVAL AS LONG HON OF WDT[5.0

Ind	ex WDT[3:0]	t _{WDTO} (ms)	Inde	ex WDT[3:0]	t _{WDTO} (ms)
0	0000	32	8	1000	288
1	0001	64	9	1001	320
2	0010	96	10	1010	352
3	0011	128	11	1011	384
4	0100	160	12	1100	416
5	0101	192	13	1101	448
6	0110	224	14	1110	480
7	0111	256	15	1111	512

SPI INTERFACE

The serial peripheral interface (SPI) allows an external microcontroller (Master) to communicate with AMIS-30542. The implemented SPI block is designed to interface directly with numerous micro-controllers from several manufacturers. AMIS-30542 acts always as a Slave and can't initiate any transmission. The operation of the device is configured and controlled by means of SPI registers which are observable for read and/or write from the Master.

SPI Transfer Format and Pin Signals

During a SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (CLK) synchronizes shifting and sampling of the information on the two serial data lines (DO and DI).

DO signal is the output from the Slave (AMIS-30542), and DI signal is the output from the Master. A chip select line (\overline{CS}) allows individual selection of a Slave SPI device in a multiple-slave system. The \overline{CS} line is active low. If AMIS-30542 is not selected, DO is pulled up with the external pull up resistor. Since AMIS-30542 operates as a Slave in MODE 0 (CPOL = 0; CPHA = 0) it always clocks data out on the falling edge and samples data in on rising edge of clock. The Master SPI port must be configured in MODE 0 too, to match this operation. The SPI clock idles low between the transferred bytes.

The diagram below is both a Master and a Slave timing diagram since CLK, DO and DI pins are directly connected between the Master and the Slave.




Figure 18. Timing Diagram of a SPI Transfer

NOTE: At the falling edge of the eight clock pulse the data-out shift register is updated with the content of the addressed internal SPI register. The internal SPI registers are updated at the first rising edge of the AMIS-30542 system clock when \overline{CS} = High

Transfer Packet:

Serial data transfer is assumed to follow MSB first rule. The transfer packet contains one or more bytes.




Figure 19. SPI Transfer Packet

Byte 1 contains the Command and the SPI Register Address and indicates to AMIS-30542 the chosen type of operation and addressed register. Byte 2 contains data, or

sent from the Master in a WRITE operation, or received from AMIS-30542 in a READ operation.

Two command types can be distinguished in the communication between master and AMIS-30542:

- READ **from** SPI Register with address ADDR[4:0]: **CMD2** = "0"
- WRITE to SPI Register with address ADDR[4:0]: CMD2 = "1"

READ Operation

If the Master wants to read data from Status or Control Registers, it initiates the communication by sending a READ command. This READ command contains the address of the SPI register to be read out. At the falling edge of the eight clock pulse the data—out shift register is updated with the content of the corresponding internal SPI register. In the next 8—bit clock pulse train this data is shifted out via DO pin. At the same time the data shifted in from DI (Master) should be interpreted as the following successive command or dummy data.




Figure 20. Single READ Operation where DATA from SPI Register with Address 1 is Read by the Master

All 4 Status Registers (see SPI Registers) contain 7 data bits and a parity check bit The most significant bit (D7) represents a parity of D[6:0]. If the number of logical ones in D[6:0] is odd, the parity bit D7 equals "1". If the number of logical ones in D[6:0] is even then the parity bit D7 equals "0". This simple mechanism protects against noise and increases the consistency of the transmitted data. If a parity check error occurs it is recommended to initiate an additional READ command to obtain the status again.

Also the Control Registers can be read out following the same routine. Control Registers don't have a parity check.

The $\overline{\text{CS}}$ line is active low and may remain low between successive READ commands as illustrated in Figure 22. There is however one exception. In case an error condition is latched in one of Status Registers (see SPI Registers) the $\overline{\text{ERR}}$ pin is activated. (See Section Error Output). This signal flags a problem to the external microcontroller. By reading the Status Registers information about the root cause of the problem can be determined. After this READ operation the Status Registers are cleared. Because the Status Registers and $\overline{\text{ERR}}$ pin (see SPI Registers) are only updated by the internal system clock when the $\overline{\text{CS}}$ line is high, the Master

should force \overline{CS} high immediately after the READ operation. For the same reason it is recommended to keep the \overline{CS} line high always when the SPI bus is idle.

WRITE Operation

If the Master wants to write data to a Control Register it initiates the communication by sending a WRITE command. This contains the address of the SPI register to write to. The command is followed with a data byte. This incoming data will be stored in the corresponding Control Register after $\overline{\text{CS}}$ goes from low to high! AMIS-30542 responds on every incoming byte by shifting out via DO the data stored in the last received address.

It is important that the writing action (command – address and data) to the Control Register is exactly 16 bits long. If more or less bits are transmitted the complete transfer packet is ignored.

A WRITE command executed for a read-only register (e.g. Status Registers) will not affect the addressed register and the device operation.

Because after a power-on-reset the initial address is unknown the data shifted out via DO is not valid.




Figure 21. Single WRITE Operation Where DATA from the Master is Written in SPI Register with Address 3

Examples of combined READ and WRITE Operations

In the following examples successive READ and WRITE operations are combined. In Figure 22 the Master first reads the status from Register at ADDR4 and at ADDR5 followed

by writing a control byte in Control Register at ADDR2. Note that during the write command the old data of the pointed register is returned at the moment the new data is shifted in




Figure 22. 2 Successive READ Commands Followed by a WRITE Command

After the write operation the Master could initiate a read back command in order to verify the data correctly written as illustrated in Figure 23. During reception of the READ command the old data is returned for a second time. Only after receiving the READ command the new data is

transmitted. This rule also applies when the master device wants to initiate an SPI transfer to read the Status Registers. Because the internal system clock updates the Status Registers only when $\overline{\text{CS}}$ line is high, the first read out byte might represent old status information.




Figure 23. A WRITE Operation Where DATA from the Master is Written in SPI Register with Address 2 Followed by a READ Back Operation to Confirm a Correct WRITE Operation

NOTE: The internal data-out shift buffer of AMIS-30542 is updated with the content of the selected SPI register only at the last (every eight) falling edge of the CLK signal (see SPI Transfer Format and Pin Signals). As a result, new data for transmission cannot be written to the shift buffer at the beginning of the transfer packet and the first byte shifted out might represent old data.

Table 13. SPI CONTROL REGISTERS (All SPI control registers have Read/Write Access and default to "0" after power-on or hard reset)

			Structure						
	Content	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Reset	0	0	0	0	0	0	0	0
WR (00h)	Data	WDEN	VDEN WDT[3:0]				-	-	-
CR0 (01h)	Data	SM[2:0]					CUR[4:0]		
CR1 (02h)	Data	DIRCTRL	NXTP	-	-	PWMF	PWMJ	EMC	[1:0]
CR2 (03h)	Data	MOTEN	SLP	SLAG	SLAT	-	-	-	-
CR2 (08h)	Data	M[1	M[1:0]		[1:0]	_	StrC	StrE	[1:0]

Where:

R/W Read and Write access

Reset: Status after power-On or hard reset

Table 14. SPI CONTROL PARAMETER OVERVIEW

Symbol	Description	S	status	Value	
DIRCTRL	Controls the direction of rotation (in combination with	<dir> = 0</dir>	<dirctrl> = 0</dirctrl>	CW motion (Note 15)	
	logic level on input DIR)		<dirctrl> = 1</dirctrl>	CCW motion (Note 15)	
		<dir> = 1</dir>	<dirctrl> = 0</dirctrl>	CCW motion (Note 15)	
			<dirctrl> = 1</dirctrl>	CW motion (Note 15	
NXTP	Selects if NXT triggers on rising or falling edge	<nxtp> = 0</nxtp>	Trigger on	rising edge	
		<nxtp> = 1</nxtp>	Trigger on	falling edge	
EMC[1:0]	Turn On – Turn-off Slopes of motor driver (Note 14)	00	Ver	y Fast	
		01	Fast		
		10	Slow		
		11	Very	Slow	
SLAT	Speed load angle transparency bit	<slat> = 0</slat>	SLA is to	ansparent	
		<slat> = 1</slat>	SLA is NO	T transparent	
SLAG	Speed load angle gain setting	<slag> = 0</slag>	Gair	n = 0.5	
		<slag> = 1</slag>	Gain	= 0.25	
PWMF	Enables doubling of the PWM frequency (Note 14)	<pwmf> = 0</pwmf>	Default Frequency		
		<pwmf> = 1</pwmf>	Double I	requency	
PWMJ	Enables jittery PWM	<pwmj> = 0</pwmj>	Jitter disabled		
		<pwmj> = 1</pwmj>	Jitter enabled		
SM[2:0]	Stepmode	000	1/32 Micro – Step		
		001	1/16 Micro – Step		
		010	1/8 Micro – Step		
		011	1/4 Micro – Step		
		100	Compensated Half Step		
		101	Uncompensated Half Step		
		110	Full Step		
		111	r	ı.a.	
SLP	Enables sleep mode	<slp> = 0</slp>	Activ	e mode	
		<slp> = 1</slp>	Sleep	o mode	
MOTEN	Activates the motor driver outputs	<moten> = 0</moten>	Drivers	disabled	
		<moten> = 1</moten>	Drivers	enabled	
M[1:0]	PWM Mode Control	00	Defau	t control	
		01	DCMir	Mode 1	
		10	DCMin Mode 1'		
		11	DCMin Mode 2		
StrB[1:0]	PWM Strobe B Control: DON mask comparator time	00	4 PWM c	lock cycles	
	(Note 16)	01	8 PWM clock cycles		
		10	12 PWM clock cycles		
		11	19 PWM clock cycles		
StrC	PWM Strobe C Control: Switch time top/bottom	<strc> = 0</strc>	86% duty cycle	e PWM regulator	
	regulation	<strc> = 1</strc>	75% duty cycle PWM regulator		
StrE[1:0]	PWM Strobe E Control: Compensation bridge active	00	4 PWM o	lock cycles	
	time (Note 16)	01	8 PWM clock cycles		
		10	12 PWM	clock cycles	
		11	19 PWM	clock cycles	

^{14.} The typical values can be found in Table 5: DC Parameters and in Table 6: AC parameters 15. Depending on the wiring of the motor connections 16. The duration is depending on the selected PWM frequency

CUR[4:0] Selects IMCmax peak. This is the peak or amplitude of the regulated current waveform in the motor coils.

Table 15. SPI CONTROL PARAMETER OVERVIEW CUR[4:0]

Current Range (Note 18)	Index CUR[4:0]		Current (mA) (Note 17)	Current Range (Note 18)	Index CUR[4:0]		Current (mA) (Note 17)
	0	00000	122		16	10000	1390
	1	00001	230		17	10001	1520
	2	00010	350		18	10010	1680
	3	00011	370	2	19	10011	1810
0	4	00100	410		20	10100	2000
	5	00101	455		21	10101	2165
	6	00110	500		22	10110	2400
	7	00111	550		23	10111	2650
	8	01000	615		24	11000	2880
	9	01001	680		25	11001	3090
	10	01010	750		26	11010	3325
	11	01011	840	3	27	11011	3570
1	12	01100	916		28	11100	3825
	13	01101	1010		29	11101	4090
	14	01110	1110		30	11110	4370
	15	01111	1205		31	11111	4750

^{17.} Typical current amplitude at $T_J = 125$

SPI Status Register Description

All 4 SPI status registers have Read Access and are default to "0" after power–on or hard reset.

Table 16. SPI STATUS REGISTERS

			Structure						
	Content	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Access	R	R	R	R	R	R	R	R
Address	Reset	0	0	0	0	0	0	0	0
SR0 (04h)	Data is not latched	PAR	TW	CPfail	WD	OPENX	OPENY	-	-
SR1 (05h)	Data is latched	PAR	OVCXPT	OVCXPB	OVCXNT	OVCXNB	-	_	_
SR2 (06h)	Data is latched	PAR	OVCYPT	OVCYPB	OVCYYNT	OVCYNB	TSD	-	-
SR3 (07h)	Data is not latched	PAR	MSP[6:0]						

Where:

R Read only mode access

Reset Status after power-on or hard reset

PAR Parity check

^{18.} Reducing the current over different current ranges might trigger overcurrent detection. See dedicated application note for solutions

Table 17. SPI STATUS FLAGS OVERVIEW

Mnemonic	Flag	Length (bit)	Related SPI Register	Comment	Reset State
CPFail	Charge pump failure	1	Status Register 0	'0' = no failure '1' = failure: indicates that the charge pump does not reach the required voltage level. Note 1	,0,
MSP[6:0]	Micro-step position	7	Status Register 3	Translator micro step position	'0000000'
OPENX	OPEN Coil X	1	Status Register 0	'1' = Open coil detected	'0'
OPENY	OPEN Coil Y	1	Status Register 0	'1' = Open coil detected	'0'
OVCXNB	OVer Current on X H-bridge; MOTXN terminal; Bottom tran.	1	Status Register 1	'0' = no failure '1' = failure: indicates that over current is detected at bottom transistor XN-terminal	'0'
OVCXNT	OVer Current on X H-bridge; MOTXN terminal; Top transist.	1	Status Register 1	'0' = no failure '1' = failure: indicates that over current is detected at top transistor XN-terminal	'0'
OVCXPB	OVer Current on X H-bridge; MOTXP terminal; Bottom tran.	1	Status Register 1	'0' = no failure '1' = failure: indicates that over current is detected at bottom transistor XP-terminal	'0'
OVCXPT	OVer Current on X H-bridge; MOTXP terminal; Top transist.	1	Status Register 1	'0' = no failure '1' = failure: indicates that over current is detected at top transistor XP-terminal	,0,
OVCYNB	OVer Current on Y H-bridge; MOTYN terminal; Bottom tran.	1	Status Register 2	'0' = no failure '1' = failure: indicates that over current is detected at bottom transistor YN-terminal	,0,
OVCYNT	OVer Current on Y H-bridge; MOTYN terminal; Top transist.	1	Status Register 2	'0' = no failure '1' = failure: indicates that over current is detected at top transistor YN-terminal	,0,
OVCYPB	OVer Current on Y H-bridge; MOTYP terminal; Bottom tran.	1	Status Register 2	'0' = no failure '1' = failure: indicates that over current is detected at bottom transistor YP-terminal	'0'
OVCYPT	OVer Current on Y H-bridge; MOTYP terminal; Top transist.	1	Status Register 2	'0' = no failure '1' = failure: indicates that over current is detected at top transistor YP-terminal	
TSD	Thermal shutdown	1	Status Register 2		'0'
TW	Thermal warning	1	Status Register 0		'0'
WD	Watchdog event	1	Status Register 0	'1' = watchdog reset after time-out	'0'

NOTE: WD – This bit indicates that the watchdog timer has not been cleared properly. If the master reads that WD is set to "1" after reset, it means that a watchdog reset occurred (warm boot) instead of POR (cold boot). WD bit will be cleared only when the master writes "0" to WDEN bit.


Table 18. ORDERING INFORMATION


Part No.	Peak Current	Temperature Range	Package	Shipping [†]
AMIS30542C5421RG	3200 mA	-40°C to 125°C	NQFP-32 (7 x 7 mm) (Pb-Free)	Units / Tubes
AMIS30542C54212G	3200 mA	-40°C to 125°C	NQFP-32 (7 x 7 mm) (Pb-Free)	Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

NQFP-32, 7x7 CASE 560AA-01 ISSUE O





PACKAGE DIMENSIONS



DETAIL G
VIEW ROTATED 90° CLOCKWISE

DIM	MIN NOM MAX	NOTES					
Α	0.8 0.9	1. DIE THICKNESS ALLLOWABLE IS 0.305mm MAXIMUM					
A1	0 0.02 0.05	(.012 INCHES MAXIMUM)					
A2	0.576 0.615 0.654	DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED					
A3	0.203 REF.	BETWEEN 0.2 AND 0.25mm FROM TERMINAL TIP.					
b	0.25 0.3 0.35	A THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP					
С	0.24 0.42 0.6	SURFACE OF THE PACKAGE BY USING INDENTATION MARK					
D	7 BSC	OR OTHER FEATURE OF PACKAGE BODY.					
D1	6.75 BSC	A EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.					
E	7 BSC	A					
E1	6.75 BSC	APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.					
е	0.65 BSC						
J	5.37 5.47 5.57	APPLIED ONLY TO TERMINALS.					
K	5.37 5.47 5.57	A EXACT SHAPE OF EACH CORNER IS OPTIONAL.					
L	0.35 0.4 0.45						
Р	45° REF	DIMENSION AND DEFENDENCE DOCUMENT					
R	2.185 2.385	UNIT TOLERANCES REFERENCE DOCUMENT					
		MM ASME_Y14.5M JEDEC-MO-220_REV.F					

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative