

128K x 32 FLASH

FLASH MEMORY ARRAY

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-94716
- MIL-STD-883

FEATURES

- Fast Access Times: 60, 70, 90, 120 and 150ns
- Operation with single 5V ($\pm 10\%$)
- Compatible with JEDEC EEPROM command set
- Any Combination of Sectors can be Erased
- Supports Full Chip Erase
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Hardware Data Protection
- Data\ Polling and Toggle Bits
- Low Power consumption
- Individual Byte Read/ Write Control
- Minimum 1,000,000 Program/Erase Cycles per sector guaranteed

OPTIONS

- Timing

60ns
70ns
90ns
120ns
150ns

MARKINGS

-60
-70
-90
-120
-150

- Package

Ceramic Quad Flat pack	Q	No. 703
Ceramic Quad Flat pack	Q1	

GENERAL DESCRIPTION

The Austin Semiconductor, Inc. AS8F128K32 is a 4 Megabit CMOS FLASH Memory Module organized as 128K x 32 bits. The AS8F128K32 achieves high speed access (60 to 150 ns), low power consumption and high reliability by employing advanced CMOS memory technology.

The device is designed to be programmed in-system with the standard system 5.0V V_{CC} supply. A 12.0V V_{pp} is not required for program or erase operation. The device can also be programmed or erased in standard EPROM programmers. To eliminate bus contention the device has separate chip enable ($CE\bar{x}$), write enable ($WE\bar{x}$) and output enable (OE) controls.


The device requires only a single 5.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state machine that

PIN ASSIGNMENT

(Top View)

68 Lead CQFP (Q & Q1)



controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This invokes the Embedded Program algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This invokes the Embedded Erase algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by reading the I/O7 (Data\ Polling) and I/O6 (toggle) status bits. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is erased when shipped from the factory.


The hardware data protection measures include a low V_{CC} detector automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory, and is implemented using standard EPROM programmers.

The system can place the device into the standby mode. Power consumption is greatly reduced in this mode.

The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

For more products and information
please visit our web site at
www.austinsemiconductor.com

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION

PIN	DESCRIPTION
A0 - A16	Addresses
I/O0 - I/O31	Input/Output
CE _x \	Chip Enable
OE _x \	Output Enable
WE _x \	Write Enable
V _{CC}	5.0V Power Supply
GND	Device Ground
NC	No Connect

x = 1, 2, 3 or 4

LOGIC SYMBOL



DEVICE BUS OPERATIONS

NOTE: All device/algorithm descriptions contained in this data sheet reference each individual die.

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CEx\ and OE\ pins to V_{IL} . CEx\ is the power control and selects the device. OE\ is the output control and gates array data to the output pins. WEx\ should remain at V_{IH} .

The internal state machine is set for reading array data upon device power-up. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled

for read access until the command register contents are altered.

See “Reading Array Data” for more information. Refer to the AC Read Operations table for timing specifications and to the Read Operations Timings diagram for the timing waveforms. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WEx\ and CEx\ to V_{IL} , and OE\ to V_{IH} .

An erase operation can erase one sector, multiple sectors, or the entire device. The Sector Address Tables indicate the address space that each sector occupies. A “sector address” consists of the address bits required to uniquely select a sector. See the “Command Definitions” section for details on erasing a sector or the entire chip.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on I/O31–I/O0. Standard read cycle timings apply in this mode. Refer to the “Autoselect Mode” and “Autoselect Command Sequence” sections for more information. I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The “AC Characteristics” section contains timing specification tables and timing diagrams for write operations.

TABLE 1: Device Bus Operations¹

OPERATION	CEx\	OE\	WEx\	ADDRESSES (A16:A0)	I/O0 - I/O31
Read	L	L	H	A_{IN}	D_{OUT}
Write	L	H	L	A_{IN}	D_{IN}
Standby	$V_{CC} \pm 0.5V$	X	X	X	High-Z
Output Disable	L	H	H	X	High-Z
Hardware Reset	X	X	X	X	High-Z
Temporary Sector Unprotect	X	X	X	A_{IN}	D_{IN}

LEGEND:

L = Logic Low = V_{IL} , H = Logic High = V_{IH} , $V_{ID} = 12.0 \pm 0.5 V$, X = Don't Care, A_{IN} = Addresses In, D_{IN} = Data In, D_{OUT} = Data Out

NOTES:

1. The sector protect and sector unprotect functions must be implemented via programming equipment. See the “Sector Protection/Unprotection” section.

Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on I/O31–I/O0. Standard read cycle timings and I_{CC} read specifications apply. Refer to “Write Operation Status” for more information, and to each AC Characteristics section in the appropriate data sheet for timing diagrams.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE\ input.

The device enters the CMOS standby mode when the CEX\ pin is held at $V_{CC} \pm 0.5$ V. (Note that this is a more restricted voltage range than V_{IH} .) The device enters the TTL standby mode when CEX\ is held at V_{IH} . The device requires the standard access time (t_{CE}) before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed. I_{CC3} in the DC Characteristics tables represents the standby current specification.

Output Disable Mode

When the OE\ input is at V_{IH} , output from the device is disabled. The output pins are placed in the high impedance state.

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on I/O31–I/O0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Autoselect Codes (High Voltage Method) table. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on I/O31–I/O0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require V_{ID} . See “Command Definitions” for details on using the autoselect mode.

TABLE 2: Sector Addresses Table (Each Byte)

SECTOR	A16	A15	A14	ADDRESS RANGE
SA0	0	0	0	00000h - 03FFFh
SA1	0	0	1	04000h - 07FFFh
SA2	0	1	0	08000h - 0BFFFh
SA3	0	1	1	0C000h - 0FFFFh
SA4	1	0	0	10000h - 13FFFh
SA5	1	0	1	14000h - 17FFFh
SA6	1	1	0	18000h - 1BFFFh
SA7	1	1	1	1C000h - 1FFFFh

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

Sector protection/unprotection must be implemented using programming equipment. The procedure requires a high voltage (V_{ID}) on address pin A9 and the control pins.

The device is shipped with all sectors unprotected. It is possible to determine whether a sector is protected or unprotected. See “Autoselect Mode” for details.

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to the Command Definitions table). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low VCC Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse “Glitch” Protection

Noise pulses of less than 5 ns (typical) on $OE\backslash$, $CE\backslash$ or $WE\backslash$ do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $OE\backslash = V_{IL}$, $CE\backslash = V_{IH}$ or $WE\backslash = V_{IH}$. To initiate a write cycle, $CE\backslash$ and $WE\backslash$ must be a logical zero while $OE\backslash$ is a logical one.

Power-Up Write Inhibit

If $WE\backslash = CE\backslash = V_{IL}$ and $OE\backslash = V_{IH}$ during power up, the device does not accept commands on the rising edge of $WE\backslash$. The internal state machine is automatically reset to reading array data on power-up.

TABLE 3: Autoselect Codes (High Voltage Method)

DESCRIPTION	$CE\backslash$	$OE\backslash$	$WE\backslash$	A16 to A14	A13 to A10	A9	A8 to A7	A6	A5 to A2	A1	A0	I/O0 to I/O7 I/O8 to I/O15 I/O16 to I/O23 I/O24 to I/O31
Manufacturer ID: AMD	L	L	H	X	X	V_{ID}	X	L	X	L	L	01h
Device ID: AM29F010B	L	L	H	X	X	V_{ID}	X	L	X	L	H	20h
Sector Protection Verification	L	L	H	SA	X	V_{ID}	X	L	X	H	L	01h (protected)
												00h (unprotected)

LEGEND:

L = Logic Low = V_{IL} , H = Logic High = V_{IH} , SA = Sector Address, X = Don't care.

COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WEx\ or CEx\, whichever happens later. All data is latched on the rising edge of WEx\ or CEx\, whichever happens first. Refer to the appropriate timing diagrams in the “AC Characteristics” section.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

The system must issue the reset command to re-enable the device for reading array data if I/O5* goes high, or while in the autoselect mode. See the “Reset Command” section, next.

See also “Requirements for Reading Array Data” in the “Device Bus Operations” section for more information. The Read Operations table provides the read parameters, and Read Operation Timings diagram shows the timing diagram.

Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don’t care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data.

If I/O5* goes high during a program or erase operation, writing the reset command returns the device to reading array data.

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This method is an alternative to that shown in the Autoselect Codes (High Voltage Method) table, which is intended for PROM programmers and requires V_{DD} on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h or retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in returns 01h if that sector is protected, or 00h if it is unprotected. Refer to the Sector Address tables for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

Byte Program Command Sequence

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. The Command Definitions table shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using I/O7 or I/O6. See “Write Operation Status” for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored.

Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from a “0” back to a “1”.** Attempting to do so may halt the operation and set I/O5* to “1”, or cause the Data Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still “0”. Only erase operations can convert a “0” to a “1”.

***NOTE:** applies to every 8th byte (i.e. I/O5, I/O13, I/O21, I/O29)

Chip Erase Command Sequence

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored.

The system can determine the status of the erase operation by using I/O7 or I/O6. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 2 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

The device does not require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 ms begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 ms, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between

additional sector erase commands can be assumed to be less than 50 ms, the system need not monitor I/O3*. **Any command during the time-out period resets the device to reading array data.** The system must rewrite the command sequence and any additional sector addresses and commands.


The system can monitor I/O3* to determine if the sector erase timer has timed out. (See the "I/O3*: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, all other commands are ignored.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using I/O7 or I/O6. Refer to "Write Operation Status" for information on these status bits.

Figure 2 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector Erase Operations Timing diagram for timing waveforms.

FIGURE 1: Program Operation



***NOTE:** applies to every 8th byte (i.e. I/O3, I/O11, I/O19, I/O27)

NOTE: See the appropriate Command Definitions table for program command sequence.


TABLE 4: Command Definitions (Applies to each device⁸)

COMMAND SEQUENCE ¹		CYCLES	BUS CYCLES ^{2,3}											
			FIRST		SECOND		THIRD		FOURTH		FIFTH		SIXTH	
			Addr	Data ⁸	Addr	Data ⁸	Addr	Data ⁸	Addr	Data ⁸	Addr	Data ⁸	Addr	Data ⁸
Read ⁴		1	RA	RD										
Reset ⁵		3	555	AA	2AA	55	555	F0						
Autoselect ⁶	Manufacturer ID	4	555	AA	2AA	55	555	90	XX00	1				
	Device ID	4	555	AA	2AA	55	555	90	XX01	20				
	Sector Protect Verify ⁷	4	555	AA	2AA	55	555	90	(SA)	00				
			555		2AA		555		X02	01				
Program		4	555	AA	2AA	55	555	A0	PA	PD				
Chip Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30

NOTES:

1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
3. Except when reading array or autoselect data, all command bus cycles are write operations.
4. No unlock or command cycles required when reading array data.
5. The Reset command is required to return to reading array data when device is in the autoselect mode, or if I/O5 goes high (while the device is providing status data).
6. The fourth cycle of the autoselect command sequence is a read operation.
7. The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
8. Data shown for each respective byte I/O31-I/O24, I/O25-I/O16, I/O15-I/O8, I/O7-I/O0.

FIGURE 2: Erase Operation



LEGEND:

- X = Don't care
- RA = Address of the memory location to be read.
- RD = Data read from location RA during read operation.
- PA = Address of the memory location to be programmed.
- Addresses latch on the falling edge of the WEx\ or CEx\ pulse, whichever happens later.
- PD = Data to be programmed at location PA. Data latches on the rising edge of WEx\ or CEx\ pulse, whichever happens first.
- SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A16–A14 uniquely select any sector.

NOTE:

1. See the appropriate Command Definitions table for program command sequence.
2. See "I/O3: Sector Erase Timer" for more information.

WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: I/O3, I/O5, I/O6, and I/O7. Table 5 and the following subsections describe the functions of these bits. I/O7 and I/O6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

I/O7: Data\ Polling

The Data\ Polling bit, I/O7*, indicates to the host system whether an Embedded Algorithm is in progress or completed. Data\ Polling is valid after the rising edge of the final WEx\ pulse in the program or erase command sequence.


During the Embedded Program algorithm, the device outputs on I/O7* the complement of the datum programmed to I/O7*. When the Embedded Program algorithm is complete, the device outputs the datum programmed to I/O7*. The system must provide the program address to read valid status information on I/O7*. If a program address falls within a protected sector, Data\ Polling on I/O7* is active for approximately 2 ms, then the device returns to reading array data.

During the Embedded Erase algorithm, Data\ Polling produces a “0” on I/O7*. When the Embedded Erase algorithm is complete, Data\ Polling produces a “1” on I/O7*. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to “1”; prior to this, the device outputs the “complement,” or “0.” The system must provide an address within any of the sectors selected for erasure to read valid status information on I/O7*.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data\ Polling on I/O7* is active for approximately 100 ms, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects I/O7* has changed from the complement to true data, it can read valid data at I/O7– I/O0 on the following read cycles. This is because I/O7* may change asynchronously with I/O0–I/O6 while Output Enable (OE\) is asserted low. The Data\ Polling Timings (During Embedded Algorithms) figure in the “AC Characteristics” section illustrates this. Table 5 shows the outputs for Data\ Polling on I/O7*. Figure 3 shows the Data\ Polling algorithm.

FIGURE 3: Data\ Polling Algorithm



NOTES:

1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
2. I/O7 should be rechecked even if I/O5 = “1” because I/O7 may change simultaneously with I/O5.

***NOTE:** applies to every 8th byte.

I/O6: Toggle Bit I

Toggle Bit I on I/O6 indicates whether an Embedded Program or Erase algorithm is in progress or complete. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE_x pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause I/O6 to toggle. (The system may use either OE_x or CE_x to control the read cycles.) When the operation is complete, I/O6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, I/O6 toggles or approximately 100 ms, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

If a program address falls within a protected sector, I/O6 toggles for approximately 2 ms after the program command sequence is written, then returns to reading array data.

The Write Operation Status table shows the outputs for Toggle Bit I on I/O6. Refer to Figure 4 for the toggle bit algorithm, and to the Toggle Bit Timings figure in the “AC Characteristics” section for the timing diagram.

Reading Toggle Bit I/O6


Refer to Figure 4 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read I/O7–I/O0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on I/O7–I/O0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of I/O5 is high (see the section on I/O5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as I/O5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and I/O5 has not gone high. The system may continue to monitor the toggle bit and

I/O5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 4).

FIGURE 4: Toggle Bit Algorithm



NOTES:

1. Read toggle bit twice to determine whether or not it is toggling. See text.
2. Recheck toggle bit because it may stop toggling as I/O5 changes to “1”. See text.

***NOTE:** applies to every 8th byte.

I/O5: Exceeded Timing Limits

I/O5* indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions I/O5* produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

The I/O5* failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, I/O5* produces a "1." Under both these conditions, the system must issue the reset command to return the device to reading array data.

I/O3: Sector Erase Timer

After writing a sector erase command sequence, the system may read I/O3* to determine whether or not an erase operation has begun. (The sector erase timer does not apply to

the chip erase command.) If additional sectors are selected for erasure, the entire timeout also applies after each additional sector erase command. When the time-out is complete, I/O3* switches from "0" to "1." The system may ignore I/O3* if the system can guarantee that the time between additional sector erase commands will always be less than 50 ms. See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on I/O7* (Data Polling) or I/O6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read I/O3. If I/O3 is "1", the internally controlled erase cycle has begun; all further commands are ignored until the erase operation is complete. If I/O3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of I/O3 prior to and following each subsequent sector erase command. If I/O3 is high on the second status check, the last command might not have been accepted. Table 5 shows the outputs for I/O3.

TABLE 5: Write Operation Status

OPERATION	I/O7 ^{1,*}	I/O6*	I/O5 ^{2,*}	I/O3*
Embedded Program Algorithm	I/O7\	Toggle	0	N/A
Embedded Erase Algorithm	0	Toggle	0	1

NOTES: *applies to every 8th byte

1. I/O7 requires a valid address when reading status information. Refer to the appropriate subsection for further details.
2. I/O5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "I/O5: Exceeded Timing Limits" for more information.

ABSOLUTE MAXIMUM RATINGS*

Voltage with respect to Ground, V_{CC} ¹-2.0V to +7.0V
 Voltage with respect to Ground, A9²-2.0V to +14V
 Voltage with respect to Ground, All other pins¹-2.0V to +7.0V
 Short-circuit output current.....200mA
 Ambient Temperature with power Applied.....-55°C to 125°C
 Storage temperature range.....-65°C to 150°C

NOTES:

1. Minimum DC voltage on input or I/O pin is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 5. Maximum DC on input and I/O pins is $V_{CC} + 0.5$ V. During voltage transitions, input and I/O pins may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns. See Figure 6.
2. Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 5. Maximum DC input voltage on A9 is +12.5 V which may overshoot to 14V for periods up to 20 ns.
3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.




FIGURE 5: Maximum Negative Overshoot




FIGURE 6: Maximum Positive Overshoot

DC CHARACTERISTICS

PARAMETER	SYM	CONDITION	MIN	MAX	UNIT
Input Load Current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CCMax}$		± 10	μA
A9 Input Load Current	I_{LIT}	$V_{CC} = V_{CCMax}$, A9 = 12.5V		200	μA
Output Leakage Current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CCMax}$		± 10	μA
V_{CC} Active Current ¹	I_{CC1}	$CEx\backslash = V_{IL}$, $OE\backslash = V_{IH}$, $V_{CC} = V_{CCMax}$, $f = 5MHz$		140	mA
V_{CC} Active Current ^{2,3}	I_{CC2}	$CEx\backslash = V_{IL}$, $OE\backslash = V_{IH}$, $V_{CC} = V_{CCMax}$, $f = 5MHz$		200	mA
V_{CC} Standby Current	TTL/NMOS	I_{CC3} $V_{CC} = V_{CCMax}$, $CEx\backslash$ and $OE\backslash = V_{IH}$, $f = 5MHz$		6.5	mA
	CMOS	I_{CC3} $V_{CC} = V_{CCMax}$, $CEx\backslash = V_{CC} \pm 0.3V$, $OE\backslash = V_{IH}$		2	mA
Input Low Voltage	V_{IL}		-0.5	0.8	V
Input High Voltage	V_{IH}		2.0	$V_{CC} + 0.5$	V
Voltage for Autoselect and Temporary Sector Unprotect	V_{ID}	$V_{CC} = 5.0V$	11.5	12.5	V
Output Low Voltage	V_{OL}	$I_{OL} = 12mA$, $V_{CC} = V_{CCMin}$		0.45	V
Output High Voltage	TTL/NMOS	$I_{OH} = -2.5mA$, $V_{CC} = V_{CCMin}$	2.4		V
	CMOS	V_{OH1} $I_{OH} = -2.5mA$, $V_{CC} = V_{CCMin}$	$0.85 V_{CC}$		V
		V_{OH2} $I_{OH} = -100\mu A$, $V_{CC} = V_{CCMin}$	$V_{CC} - 0.4$		V
Low V_{CC} Lock-out Voltage	V_{LKO}		3.2	4.2	V

NOTES:

1. The I_{CC} current listed is typically less than 8 mA/MHz, with $OE\backslash$ at V_{IH} .
2. I_{CC} active while Embedded Program or Embedded Erase Algorithm is in progress.
3. Not 100% tested.

FIGURE 7: Test Setup




TABLE 6: Test Specifications

CONDITION	ALL SPEEDS	UNIT
Output Load	1 TTL Gate	
Output Load Capacitance, C_L (Including jig capacitance)	50	pF
Input Rise and Fall Times	5	ns
Input Pulse Levels	0.0 - 0.3	V
Input timing measurement reference levels	1.5	V
Output timing measurement reference levels	1.5	V

NOTE: Diodes are IN3064 or equivalent.



Austin Semiconductor, Inc.

FLASH AS8F128K32

AC CHARACTERISTICS

PARAMETER	SYMBOL		TEST SETUP	-60	-70	-90	-120	-150	UNIT	
	JEDEC	Standard								
Read-Only Operations										
Read Cycle Time ¹	t _{AVAV}	t _{RC}		Min	60	70	90	120	150	ns
Address to Output Delay	t _{AVQV}	t _{ACC}	CE\ = V _{IL} OE\ = V _{IL}	Max	60	70	90	120	150	ns
Chip Enable to Output Delay	t _{ELQV}	t _{CE}		Max	60	70	90	120	150	ns
Output Enable to Output Delay	t _{GLQV}	t _{OE}		Max	30	35	40	50	55	ns
Chip Enable to Output High Z ^{1,2}	t _{EHQZ}	t _{DF}		Max	20	20	25	30	35	ns
Output Enable to Output High Z ^{1,2}	t _{GHQZ}	t _{DF}		Max	20	20	25	30	35	ns
Output Enable Hold Time ¹		t _{OEH}	Read	Min	0					ns
			Toggle and Data Polling	Min	10					ns
Output Hold Time From Addresses CEx\ or OE\, Whichever Comes First	t _{AXQX}	t _{OH}		Min	0					ns
Erase and Program Operations										
Write Cycle Time ¹	t _{AVAV}	t _{WC}		Min	60	70	90	120	150	ns
Address Setup Time	t _{AVWL}	t _{AS}		Min	0					ns
Address Hold Time	t _{WLAX}	t _{AH}		Min	45	45	45	50	50	ns
Data Setup Time	t _{DVWH}	t _{DS}		Min	30	30	45	50	50	ns
Data Hold Time	t _{WHDX}	t _{DH}		Min	0					ns
Read Recover Time Before Write (OE\ High to WEx\ Low)	t _{GHWL}	t _{GHWL}		Min	0					ns
CEx\ Setup Time	t _{ELWL}	t _{CS}		Min	0					ns
CEx\ Hold Time	t _{WHEH}	t _{CH}		Min	0					ns
Write Pulse Width	t _{WLWH}	t _{WP}		Min	30	35	45	50	50	ns
Write Pulse Width High	t _{WHWL}	t _{WPH}		Min	20					ns
Byte Programming Operation ⁴	t _{WHWH1}	t _{WHWH1}		TYP	14					μs
Sector Erase Operation ⁴	t _{WHWH2}	t _{WHWH2}		TYP	1.0					sec
V _{CC} Setup Time ¹		t _{VCS}		Min	50					μs

NOTES:

1. Not 100% tested.
2. Output Driver Disable Time.
3. See Figure 7 and Table 6 for test specifications.
4. See the "Erase and Programming Performance" section for more information.

FIGURE 8: Read Operations Timings






FIGURE 9: Program Operations Timings




NOTE: PA = program address, PD = program data, D_{OUT} is the true data at the program address.

FIGURE 10: Chip/Sector Erase Operations Timings



NOTE: SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see “Write Operation Status”).


FIGURE 11: Data\ Polling Timings (During Embedded Algorithms)



NOTES: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

*applies to every 8th byte.

FIGURE 12: Toggle Bit Timings (During Embedded Algorithms)



NOTES: VA = Valid address; not required for I/O6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

*applies to every 8th byte.


AC CHARACTERISTICS: Erase and Program Operations, Alternate CEx\ Controlled Writes

PARAMETER	SYMBOL		DESCRIPTION	-60	-70	-90	-120	-150	UNIT
	JEDEC	Standard							
Write Cycle Time ¹	t _{AVAV}	t _{WC}	Min	60	70	90	120	150	ns
Address Setup Time	t _{AVEL}	t _{AS}	Min	0					ns
Address Hold Time	t _{ELAX}	t _{AH}	Min	45	45	45	50	50	ns
Data Setup Time	t _{DVEH}	t _{DS}	Min	30	30	45	50	50	ns
Data Hold Time	t _{EHDX}	t _{DH}	Min	0					ns
Output Enable Setup Time ¹		t _{OES}	Min	0					ns
Read Recover Time Before Write	t _{GHEL}	t _{GHEL}	Min	0					ns
WE\ Setup Time	t _{EHWH}	t _{WS}	Min	0					ns
WE\ Hold Time	t _{EHWH}	t _{WH}	Min	0					ns
CEx\ Pulse Width	t _{ELEH}	t _{CP}	Min	30	35	45	50	50	ns
CEx\ Pulse Width High	t _{EHEL}	t _{CPH}	Min	20					ns
Byte Programming Operation ²	t _{WHWH1}	t _{WHWH1}	TYP	14					μs
Chip/Sector Erase Operation ²	t _{WHWH2}	t _{WHWH2}	TYP	1.0					sec

NOTES:

1. Not 100% tested.
2. See the “Erase and Programming Performance” section for more information.

FIGURE 13: Alternate CEx\ Controlled Write Operation Timings



NOTES:

1. PA = Program Address, PD = Program Data, SA = Sector Address, I/O\ = Complement of Data Input, D_{OUT} = Array Data.
2. Figure indicates the last two bus cycles of the command sequence.

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	LIMITS			COMMENTS
	TYP ¹	MAX ²	UNIT	
Chip/Sector Erase Time	1.0	15	sec	Excludes 00h programming prior to erasure ⁴
Byte Programming Time	14	1000	μs	Excludes system-level overhead ⁵
Chip Programming Time ³	1.8	12.5	sec	

NOTES:

1. Typical program and erase times assume the following conditions: 25° C, 5.0 V V_{CC}, 100,000 cycles. Additionally, programming typicals assume checkerboard pattern.
2. Under worst case conditions of 90°C, V_{CC} = 4.5 V (4.75 V for -45, -55 PDIP), 100,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set I/O5 = 1. See the section on I/O5 for further information.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See Table 1 for further information on command definitions.
6. The device has a typical erase and program cycle endurance of 1,000,000 cycles. 100,000 cycles are guaranteed.



Austin Semiconductor, Inc.

FLASH AS8F128K32

CAPACITANCE




PARAMETER	SYMBOL	CONDITIONS	MAX	UNIT
A0 - A16 Capacitance	C_{IN}	$V_{IN} = 0$	50	pF
CSx\ & WEx\ Capacitance	C_{OUT}	$V_{OUT} = 0$	20	pF
I/O0 - I/O31 Capacitance	C_{IN2}	$V_{IN} = 0$	20	pF

NOTES:

1. Sampled, not 100% tested.
2. Test conditions $T_A = 25^\circ \text{C}$, $f = 1.0 \text{ MHz}$.

MECHANICAL DEFINITIONS*

ASI Case #703 (Package Designator Q)
SMD 5962-94716, Case Outlines M & N




SYMBOL	SMD SPECIFICATIONS, CASE N	
	MIN	MAX
A	0.123	0.160
A2	0.005	0.025
b	0.013	0.017
c	0.009	0.012
D	0.800 BSC	
D1	0.870	0.890
D2	0.980	1.000
E	0.936	0.956
e	0.050 BSC	
R	0.010 BSC	
L1	0.035	0.045

SYMBOL	SMD SPECIFICATIONS, CASE M	
	MIN	MAX
A	0.123	0.200
A2	0.005	0.025
b	0.013	0.017
c	0.009	0.012
D	0.800 BSC	
D1	0.870	0.890
D2	0.980	1.000
E	0.936	0.956
e	0.050 BSC	
R	0.010 BSC	
L1	0.035	0.045

*All measurements are in inches.

MECHANICAL DEFINITIONS*

ASI Case (Package Designator Q1)
SMD 5962-94716, Case Outline A



SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	---	0.200
A1	0.054	---
b	0.013	0.017
B	0.010 TYP	
c	0.009	0.012
D/E	0.980	1.000
D1/E1	0.870	0.890
D2/E2	0.800 BSC	
e	0.050 BSC	
L	0.035	0.045
R	0.010 TYP	

*All measurements are in inches.

ORDERING INFORMATION

EXAMPLE: AS8F128K32Q-70/XT

Device Number	Package Type	Speed ns	Process
AS8F128K32	Q	-60	/*
AS8F128K32	Q	-70	/*
AS8F128K32	Q	-90	/*
AS8F128K32	Q	-120	/*
AS8F128K32	Q	-150	/*

EXAMPLE: AS8F128K32Q1-120/883C

Device Number	Package Type	Speed ns	Process
AS8F128K32	Q1	-60	/*
AS8F128K32	Q1	-70	/*
AS8F128K32	Q1	-90	/*
AS8F128K32	Q1	-120	/*
AS8F128K32	Q1	-150	/*

*AVAILABLE PROCESSES

IT = Industrial Temperature Range	-40°C to +85°C
XT = Extended Temperature Range	-55°C to +125°C
883C = Full Military Processing	-55°C to +125°C
Q = Full QML Processing	-55°C to +125°C

ASI TO DSCC PART NUMBER* CROSS REFERENCE

ASI Package Designator Q

<u>ASI Part #</u>	<u>SMD Part #</u>
AS8F128K32Q-150/Q	5962-9471601HNX
AS8F128K32Q-120/Q	5962-9471602HNX
AS8F128K32Q-90/Q	5962-9471603HNX
AS8F128K32Q-70/Q	5962-9471604HNX
AS8F128K32Q-60/Q	5962-9471605HNX
AS8F128K32Q-150/Q	5962-9471601HMX
AS8F128K32Q-120/Q	5962-9471602HMX
AS8F128K32Q-90/Q	5962-9471603HMX
AS8F128K32Q-70/Q	5962-9471604HMX
AS8F128K32Q-60/Q	5962-9471605HMX

ASI Package Designator Q1

<u>ASI Part #</u>	<u>SMD Part #</u>
AS8F128K32Q1-150/Q	5962-9471601HAX
AS8F128K32Q1-120/Q	5962-9471602HAX
AS8F128K32Q1-90/Q	5962-9471603HAX
AS8F128K32Q1-70/Q	5962-9471604HAX
AS8F128K32Q1-60/Q	5962-9471605HAX

* ASI part number is for reference only. Orders received referencing the SMD part number will be processed per the SMD.