rev 0.3

Pulsecere Giving you the edge

ASM2P2351AH

1-Line To 10-Line Clock Driver With 3-State Outputs

Features


- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications.
- Operates at 3.3V Supply Voltage.
- LVTTL-Compatible Inputs and Outputs.
- Supports Mixed-Mode Signal Operation.
 (5V Input and Output Voltages With 3.3V Supply Voltage).
- Distributes One Clock Input to Ten Outputs.
- Outputs have Internal Series Damping Resistor to Reduce Transmission Line Effects.
- Distributed V_{CC} and Ground Pins Reduce Switching Noise.
- Package Options Include Plastic Small-Outline and Shrink Small-Outline Packages.

Product Description


The ASM2P2351AH is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The outputenable (\overline{OE}) input disables the outputs to a highimpedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The ASM2P2351AH operates at nominal 3.3V Supply Voltage.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The ASM2P2351AH is characterized for operation from 0° C to 70° C.



Pin Configuration



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com

Notice: The information in this document is subject to change without notice.



rev 0.3

Pin Description

Pin #	Pin Name	Тур	Description
1	GND	Р	Ground Pin
2	Y10	0	Output 10
3	V _{CC}	Р	Power Supply Pin
4	Y9	0	Output 9
5	ŌĒ	I	Output Enable Pin. When this pin is low, the outputs Y[1:10] are enabled and when this pin is high , the outputs Y[1:10] are disabled.
6	A	I	Input Clock
7	P0	-	No Connect
8	P1	-	No Connect
9	Y8	0	Output 8
10	V _{CC}	Р	Power Supply
11	Y7	0	Output 7
12	GND	Р	Ground Pin
13	GND	Р	Ground Pin
14	Y6	0	Output 6
15	V _{cc}	Р	Power Supply
16	Y5	0	Output 5
17	GND	Р	Ground Pin
18	Y4	0	Output 4
19	Y3	0	Output 3
20	GND	Р	Ground Pin
21	Y2	0	Output 2
22	V _{cc}	Р	Power Supply
23	Y1	0	Output 1
24	GND	Р	Ground Pin

Function Table

II	nputs	Outputs
А	ŌE	In
Ĺ	н	Z
Н	н	Z
L	L	L
Н	L	Н



3 of 12

rev 0.3

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{CC}	Voltage on Supply pin with respect to Ground	-0.5 to +4.6	V
V _{IN}	Voltage on any pin with respect to Ground	-0.5 to +7.0	V
t _{stg}	Storage temperature	-65 to +125	°C
t _A	Operating temperature	0 to 70	°C
ts	Max. Soldering Temperature (10 sec)	260	°C
tJ	Junction Temperature	150	°C
+	Static Discharge Voltage		КV
t _{DV}	(As per JEDEC STD22- A114-B)	2	r.v
lote: These are stre device reliabil	ess ratings only and are not implied for functional use. Exposure to absolute mainty.	aximum ratings for prolonged periods of time	may affect

Recommended operating conditions (see Note 3)

Symbol	Parameter	Min	Max	Unit			
Vcc	Supply voltage	3	3.6	V			
VIH	High-level input voltage	2		V			
VIL	Low-level input voltage		0.8	V			
VI	Input voltage	0	5.5	V			
I _{ОН}	High-level output current		-12	mA			
I _{OL}	Low-level output current		12	mA			
f _{clock}	Input clock frequency		100	MHz			
T _A	Operating free air temperature	0	70	°C			
NOTE 3: Unused	OTE 3: Unused pins (input or I/O) must be held high or low.						

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Parameter	Test Conditions	Min	Тур	Max	Unit			
VIK	$V_{CC} = 3 V$, $I_1 = -18 mA$				-1.2	V		
Vон	$V_{CC} = 3 V$, $I_{OH} = -12 mA$		2			V		
V _{OL}	$V_{CC} = 3 V$, $I_{OL} = 12 mA$				0.8	V		
L I	$V_{CC} = 3.6 V$, $V_I = V_{CC} \text{ or GND}$			± 1	mA			
lo ¹	$V_{CC} = 3.6 \text{ V}, \qquad V_{O} = 2.5 \text{ V}$	-7		-70	mA			
loz	$V_{CC} = 3.6 V, \qquad V_{CC} = 3 V$				± 10	mA		
		Outputs high			0.3			
Icc	V_{CC} = 3.6 V, I_O = 0, V_I = V_{CC} or GND	Outputs low			15	mA		
		Outputs disabled			0.3			
Ci	$V_{I} = V_{CC} \text{ or } \text{GND}, \qquad V_{CC} = 3.3 \text{ V},$	f = 10 MHz		4		pF		
Co	$V_{\rm O}$ = $V_{\rm CC}$ or GND, $V_{\rm CC}$ = 3.3 V,	f = 10 MHz		6		pF		
Note: 1 Not more than	Note: 1 Not more than one output should be tested at a time, and the duration of the test should not exceed one second.							



4 of 12

rev 0.3

Switching Characteristics, C_L = 50 pF (see Figures 1 and 2)

Parameter	From (Input)	To (Output)		ASM2P2351A V _{cc} = 3.3 V, TA = 25°C		ASM2P V _{cc} = 3 V T _A = 0°C	Unit	
			Min	Тур	Max	Min	Max	
t _{PLH}	А	Y	3.8	4.3	4.8		A	nS
t _{PHL}	~	I	3.6	4.1	4.6			115
t _{PZH}	ŌE	Y	2.4	4.9	6.0	1.8	6.9	nS
t _{PZL}	ÛE	Ţ	2.4	4.3	6.0	1.8	6.9	115
t _{PHZ}	ŌĒ	Y	2.2	4.4	6.3	2.1	7.1	nS
t _{PLZ}	OE	Ť	2.2	4.6	6.3	2.1	7.3	115
t _{sk(o)}	А	Y		0.3	0.5	T T	0.5	nS
t _{sk(p)}	А	Y		0.2	0.8		0.8	nS
t _{sk(pr)}	А	Y			1		1	nS
tr	А	Y				Y Y	2.5	nS
t _f	А	Y		.at			2.5	nS

Switching Characteristics temperature and V_{CC} coefficients over recommended operating free-air temperature and V_{CC} range (see Note 3)

	Parameter	From (Input)	To (Output)	Min	Max	Unit
t _{PLH} (T)	Average temperature coefficient of low to high propagation delay	A	Y		85 ¹	pS/10°C
t _{PHL} (T)	Average temperature coefficient of high to low propagation delay	А	Y		50 ¹	pS/10°C
t _{PLH} (V _{CC})	Average V_{CC} coefficient of low to high propagation delay	А	Y		-145 ²	pS/ 100 mV
t _{PHL} (V _{CC})	Average V_{CC} coefficient of high to low propagation delay	А	Y		-100 ²	pS/ 100 mV

Note: 1 $t_{PLH}(T)$ and $t_{PHL}(T)$ are virtually independent of V_{CC} .


2 $t_{PLH}(V_{CC})$ and $t_{PHL}(V_{CC})$ are virtually independent of temperature.


3 This data was extracted from characterization material and are not tested at the factory.



ASM2P2351AH

rev 0.3







ASM2P2351AH

6 of 12

rev 0.3




Figure 1. Load Circuit and Voltage Waveforms

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 3 10 MHz, ZO = 50Ω , tr 3 2.5 nS, tf 3 2.5 nS.
- D. The outputs are measured one at a time with one transition per measurement.




ASM2P2351AH

7 of 12

rev 0.3

Parameter Measurement Information






NOTES: A. Output skew, $t_{\mbox{\scriptsize sk(o),}}$ is calculated as the greater of:

- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
- B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of | $t_{PLH}n t_{PHLn}$ | (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).
- C. Process skew, $t_{\mbox{\scriptsize sk}(\mbox{\scriptsize pr})}$, is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions



rev 0.3 Package Information



		1				
	Dimensions					
Symbol	Inch	es	Millimeters			
	Min	Max	Min	Max		
A		0.079		2.0		
A1	0.002		0.05			
A2	0.065	0.073	1.65	1.85		
D	0.315	0.331	8.00	8.40		
L	0.021	0.037	0.55	0.95		
E	0.295	0.319	7.50	8.10		
E1	0.197	0.220	5.00	5.60		
R1	0.004		0.09			
b	0.009	0.015	0.22	0.38		
С	0.004	0.010	0.09	0.25		
L1	0.050REF		1.25 REF			
е	0.026 BSC		0.65 BSC			
а	0°	8°	0°	8°		




ASM2P2351AH

November 2006

rev 0.3

24L SOIC (300 mil)



		17				
	Dimensions					
Symbol	Inch	nes	Millimeters			
	Min	Мах	Min	Мах		
А	0.093	0.104	2.35	2.65		
A1	0.004	0.012	0.10	0.30		
A2	0.088	0.094	2.25	2.40		
D	0.598	0.614	15.20	15.60		
L	0.016	0.050	0.40	1.27		
E1	0.291	0.299	7.40	7.60		
R1	0.003		0.08			
b	0.013	0.022	0.33	0.56		
С	0.009	0.015	0.23	0.38		
E	0.394	0.419	10.00	10.65		
е	0.050 BSC		1.27 BSC			
а	0°	8°	0°	8°		

1-Line To 10-Line Clock Driver With 3-State Outputs

9 of 12



ASM2P2351AH

rev 0.3

Ordering Information

Part Number	Marking	Package Type	Temperature
ASM2P2351AHF-24AR	2P2351AHF	24-Pin SSOP, TAPE & REEL, Pb Free	Commercial
ASM2P2351AHF-24AT	2P2351AHF	24-Pin SSOP, TUBE, Pb Free	Commercial
ASM2P2351AHF -24SR	2P2351AHF	24-Pin SOIC, TAPE & REEL, Pb Free	Commercial
ASM2P2351AHF-24ST	2P2351AHF	24-Pin SOIC, TUBE, Pb Free	Commercial
ASM2P2351AF-24AR	2P2351AF	24-Pin SSOP, TAPE & REEL, Pb Free	Commercial
ASM2P2351AF-24AT	2P2351AF	24-Pin SSOP, TUBE, Pb Free	Commercial
ASM2P2351AF -24SR	2P2351AF	24-Pin SOIC, TAPE & REEL, Pb Free	Commercial
ASM2P2351AF-24ST	2P2351AF	24-Pin SOIC, TUBE, Pb Free	Commercial
ASM2P2351AHG-24AR	2P2351AHG	24-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P2351AHG-24AT	2P2351AHG	24-Pin SSOP, TUBE, Green	Commercial
ASM2P2351AHG -24SR	2P2351AHG	24-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P2351AHG-24ST	2P2351AHG	24-Pin SOIC, TUBE, Green	Commercial
ASM2P2351AG-24AR	2P2351AG	24-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P2351AG-24AT	2P2351AG	24-Pin SSOP, TUBE, Green	Commercial
ASM2P2351AG -24SR	2P2351AG	24-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P2351AG-24ST	2P2351AG	24-Pin SOIC, TUBE, Green	Commercial


Giving you the edge

Pulse

ASM2P2351AH

rev 0.3

Device Ordering Information



Licensed under US patent Nos 5,488,627 and 5,631,920.



ASM2P2351AH

rev 0.3



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 www.pulsecoresemi.com

Copyright © PulseCore Semiconductor All Rights Reserved Preliminary Information Part Number: ASM2P2351AH Document Version: v0.3

12 of 12

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.

