3.3V CMOS 1-TO-10 CLOCK DRIVER


Features

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 350pS (max.)
- Very low duty cycle distortion < 350pS (max.)
- High speed: propagation delay < 3nS (max.)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- 1:10 fanout
- Maximum output rise and fall time < 1.5nS (max.)
- Low input capacitance: 4.5pF typical
- Operates with 3.3V ± 0.3V Supply
- Inputs can be driven from 3.3V or 5V components
- Available in SSOP, SOIC, and QSOP Packages

Product Description


The ASM2P3807A 3.3V clock driver is built using advanced dual metal CMOS technology. This low skew clock driver offers 1:10 fanout. The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. The ASM2P3807A offers low capacitance inputs with hysteresis for improved noise margins. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.

Block Diagram





Pin Configuration



SOIC / SSOP/ QSOP Packages TOP VIEW

Pin Description

Pin#	Pin Names	Description
1	IN	Clock Inputs
3,5,7,9,11,12,14,16,18,19	O 1-O10	Clock Outputs
2,6,10,13,17	GND	Ground
4,8,15,20	Vcc	Power

Absolute Maximum Ratings

Symbol	Description	Max	Unit
V _{TERM} ¹	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ²	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ³	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	° C
Гоит	DC Output Current	-60 to +60	mA

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

NOTES:

- V_{CC} terminals.
 Input terminals.
- 3. Outputs and I/O terminals.



November 2006 Giving you the edge ASM2P3807A

rev 0.3

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ¹	Conditions	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF
Note:1. This parameter is measured at characterization but not tested.					

Power Supply Characteristics

Symbol	Parameter	Test Conditions ¹	Min	Typ ²	Max	Unit
Δl _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V_{CC} = Max. $V_{IN} = V_{CC} - 0.6V^3$		10	30	μA
Iccd	Dynamic Power Supply Current ⁴	V_{CC} = Max. Input toggling V_{IN} = V_{CC} V_{IN} = GND Outputs Open		0.31	0.45	mA/ MHz
lc	Total Power Supply Current ⁶	V_{CC} = Max. Input toggling 50% Duty Cycle Outputs Open $fi = 50MHz$ $V_{IN} = V_{CC}$ $V_{IN} = GND$		15.5	22.8 ⁵	mA

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at V_{CC} = 3.3V, +25°C ambient.
- 3. Per TTL driven input (V_{IN} = V_{CC} -0.6V); all other inputs at V_{CC} or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the IC formula. These limits are guaranteed but not tested.
- 6. I_C = IQUIESCENT + IINPUTS + IDYNAMIC
 - $I_C = I_{CC} + \Delta I_{CC} DHNT + I_{CCD} (fi)$
 - I_{CC} = Quiescent Current (I_{CCL}, I_{CCH} and I_{CCZ})
- ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = V_{CC}$ -0.6V)
- D_H = Duty Cycle for TTL Inputs High
- N_T = Number of TTL Inputs at D_H
- I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- fi = Input Frequency
- All currents are in milliamps and all frequencies are in megahertz.



ASM2P3807A November 2006 Giving you the edge

rev 0.3

DC Electrical Characteristics over Operating Range

Following Conditions Apply Unless Otherwise Specified Commercial: T_A = 0°C to +70°C, Industrial: T_A = -40°C to +85°C, V_{CC} = 3.3V ± 0.3V

Symbol	Parameter	Test Conditions ¹		Min	Тур	Max	Unit
V _{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HI	GH Level	2		5.5	V
VIH	Input HIGH Level (I/O pins)			2		V _{CC} + 0.5	
\/	Input LOW Level	Cuaranta ad Lagia I C	NA/ Loyel	-0.5		0.8	V
V_{IL}	(Input and I/O pins)	Guaranteed Logic LC	VV Level	-0.5	4	0.6	\ \
	Input HIGH Current (Input pins)	V _{CC} = Max	V _I = 5.5V			±1	
I _{IH}	Input HIGH Current (I/O pins)		V _I = V _{CC}	4		±1	μΑ
	Input LOW Current (Input pins)	V _{CC} = Max	V _I = GND			±1	
I _{IL}	Input LOW Current (I/O pins)		V _I = GND			±1	
I _{OZH}	High Impedence Output Current	V _{CC} = Max	$V_O = V_{CC}$			±1	μA
I _{OZL}	(3-State Output Pins)		Vo = GND			±1	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18m	ıA		-0.7	-1.2	V
	Overting at 1 HOLL Commont	V_{CC} = 3.3V, V_{IN} = V_{IH}	or V _{IL} ,	20	60	110	A
I _{ODH}	Output HIGH Current	$V_0 = 1.5V^3$		-36	-60	-110	mA
	Output LOW Current	V_{CC} = 3.3 V , V_{IN} = V_{IH}	or V _{IL} ,	50	90	200	m 1
I _{ODL}	Output LOW Current	$V_{\rm O} = 1.5 V^3$		50	90	200	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	I _{OH} = -0.1mA	V _{CC-} 0.2			V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -8mA	2.4 ⁵	3		
V_{OL}	Output LOW Voltage	V _{CC} = Min	I _{OL} = 0.1mA			0.2	
		$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 16mA		0.2	0.4	V
		VIN - VIH OI VIL	I _{OL} = 24mA		0.3	0.5	
I _{OFF}	Input Power Off Leakage	V _{CC} = 0V, V _{IN} = 4.5V				±1	μΑ
los	Short Circuit Current ⁴	V_{CC} = Max., V_O = GND ³		-60	-135	-240	mA
V _H	Input Hysteresis	-			150		mV
I _{CCL}		V - Mey					
I _{CCH}	Quiescent Power Supply Current	V _{CC} = Max.			0.1	10	μA
Iccz		V_{IN} = GND or V_{CC}					

^{1.} For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is quaranteed but not tested.

^{5.} V_{OH} = Vcc - 0.6V at rated current.





rev 0.3 Switching Characteristics Over Operating Range – Commercial^{3,4}

Symbol	Parameter	Conditions ¹	ASM2F	P3807A	Unit
Syllibol	raiailletei	Conditions	Min ²	Max	Oilit
t_PLH	Propagation Delay		1.5	3	nS
t _{PHL}	1 Topagation Delay	500 to 1/ /2	1.0		110
t _R	Output Rise Time	50Ω to $V_{CC}/2$ $C_L = 10pF$		1.5	nS
t _F	Output Fall Time	(See figure 1)		1.5	nS
t _{SK(O)}	Output skew: skew between outputs of same package (same transition) Pulse skew: skew	or 10Ω AC termination, $C_L = 50pF$		0.35	nS
t _{SK(P)}	between opposite transitions of same output (t _{PHL} - t _{PLH})	(See figure 2) f≤ 100MHz		0.35	nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade	Outputs connected in groups of two		0.65	nS



			ASM2F	P3807A	Unit
Symbol	Parameter	Conditions ¹	Min ²	Max	Oilit
t _{PLH}	Propagation Delay		1.5	4	nS
t _{PHL}	Tropagation Bolay		1.0		
t _R	Output Rise Time			1.5	nS
t _F	Output Fall Time			1.5	nS
t _{SK(O)}	Output skew: skew between outputs of same package (same transition)	C _L = 30pF f≤ 67MHz		0.45	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output $(t_{PHL} - t_{PLH})$	(See figure 3)		0.45	nS
t _{sk(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade	A		0.75	nS

Symbol	Parameter	Conditions ¹	ASM2F	Unit	
Symbol	raiailletei	Conditions	Min ²	Max	Oilit
t _{PLH}	Propagation Delay		1.5	4.3	nS
t _{PHL}	Tropagation Delay		1.5	4.5	110
t _R	Output Rise Time			1.5	nS
t _F	Output Fall Time			1.5	nS
t _{SK(O)}	Output skew: skew between outputs of same package (same transition)	C _L = 50pF f≤ 40MHz		0.35	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} - t _{PLH})	(See figure 4)		0.35	nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade			0.75	nS

NOTES:1. See test circuits and waveforms.

- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. t_{PLH}, t_{PHL}, t_{SK(t)} are production tested. All other parameters guaranteed but not production tested.
- 4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delays limits do not imply skew.





Switching Characteristics Over Operating Range - Industrial^{3,4}

			ASM2F	P3807A	Unit
Symbol	Parameter	Conditions ¹	Min ²	Max	Offic
t _{PLH}	Propagation Delay		1.5	3	nS
t _{PHL}	1 Topagation Bolay		1.0		110
t _R	Output Rise Time	50Ω to V _{CC} /2		1.5	nS
t _F	Output Fall Time	C _L = 10pF		1.5	nS
t _{SK(O)}	Output skew: skew between outputs of same package (same transition)	(See figure 1) or 50Ω AC termination,		0.45	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (tphl - tplh)	C _L = 10pF (See figure 2) f≤ 100MHz		0.45	nS
t _{sk(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade	Outputs connected in groups of two		0.65	nS

	, ,		ASM2P3807A		
Symbol	Parameter	Conditions ¹	Min ²	Max	Unit
t _{PLH}	Propagation Delay		1.5	4	nS
t _{PHL}	1 Topagation Belay		1.0	7	110
t _R	Output Rise Time			1.5	nS
t _F	Output Fall Time			1.5	nS
tsk(O)	Output skew: skew between outputs of same package (same transition) Pulse skew: skew between opposite transitions of same output (tphl - tplh)	C _L = 30pF f≤ 67MHz (See figure 3)		0.45	nS nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade			0.75	nS



				P3807A	Unit
Symbol	Parameter	Conditions ¹	Min ²	Max	Oilit
t _{PLH}	Propagation Delay		1.5	4.3	nS
t _{PHL}			1.0	4.0	110
t _R	Output Rise Time			1.5	nS
t _F	Output Fall Time			1.5	nS
t _{SK(O)}	Output skew: skew between outputs of same package (same transition)	C _L = 50pF		0.45	nS
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} - t _{PLH})	f≤ 40MHz (See figure 4)		0.45	nS
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade			0.75	nS

NOTES:1. See test circuits and waveforms.

- 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. t_{PLH} , t_{PHL} , $t_{SK(t)}$ are production tested. All other parameters guaranteed but not production tested.
- 4. Propagation delay range indicated by Min and Max limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.



rev 0.3 Test Circuits




Figure 1. Zo = 50Ω to $V_{cc}/2$, $C_L = 10pF$




Figure 2. Zo = 50Ω AC Termination, $C_L = 10pF$

The capacitor value for ac termination is determined by the operating frequency. For very low frequencies a higher capacitor value should be selected.




Figure 3. $C_L = 30pF$ Circuit






Figure 3. C_L = 50pF Circuit




Figure 5. Enable and Disable Time Circuit



Enable and Disable Time


Switch Position

Test	Switch
Disable LOW	6)/
Enable LOW	6V
Disable HIGH	CND
Enable HIGH	GND


DEFINITIONS:

 C_L = Load capacitance: includes jig and probe capacitance. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


Test Waveforms




Package Delay



Pulse Skew - t_{SK(P)}



Output Skew - t_{sk(0)}




 $t_{SK(t)}$ =[t_{PLH2} - t_{PLH1}] or [t_{PHL2} - t_{PHL1}]

Package Skew - t_{SK(T)}

Package 1 and Package 2 are same device type and speed grade






NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH

2. Pulse Generator for All Pulses: f \leq 1.0MHz; $t_F \leq$ 2.5nS; $t_R \leq$ 2.5nS



rev 0.3 Package Information


20-lead SSOP (150 mil)



	Dimensions			
Symbol	Inches		Millimeters	
	Min	Max	Min	Max
А	0.053	0.069	1.346	1.753
A1	0.004	0.010	0.102	0.254
A2	••••	0.059		1.499
D	0.337	0.344	8.560	8.738
С	0.007	0.011	0.178	0.274
E	0.228	0.244	5.791	6.198
E1	0.150	0.157	3.810	3.988
L	0.016	0.035	0.406	0.890
L1	0.010 BASIC		0.254 BASIC	
b	0.008	0.014	0.203	0.356
R1	0.003		0.08	
а	0°	8°	0°	8°
е	0.025 BASIC		0.635 BASIC	




20L SOIC Package (300 mil)



	Dimensions			
Symbol	Inches		Millimeters	
	Min	Max	Min	Max
Α	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
A2	0.088	0.094	2.25	2.40
D	0.496	0.512	12.60	13.00
L	0.016	0.050	0.40	1.27
E1	0.291	0.299	7.40	7.60
R1	0.003		0.08	
b	0.013	0.022	0.33	0.56
С	0.009	0.015	0.23	0.38
Е	0.394	0.419	10.00	10.65
е	0.050 BSC		1.27 BSC	
а	0°	8°	0°	8°



20-lead QSOP Package



	Dimensions			
Symbol	Inches		Millimeters	
	Min	Max	Min	Max
А	0.060	0.068	1.52	1.73
A1	0.004	0.008	0.10	0.20
b	0.009	0.012	0.23	0.30
С	0.007	0.010	0.18	0.25
D	0.337	0.344	8.56	8.74
E	0.150	0.157	3.81	3.99
е	0.025 BSC		0.64 BSC	
Н	0.230	0.244	5.84	6.20
h	0.010	0.016	0.25	0.41
L	0.014	0.030	0.35	0.75
S	0.056	0.060	1.42	1.52
а	0°	8°	0°	8°








rev 0.3 Ordering Information

Part Number	Marking	Package Type	Temperature
ASM2P3807AG-20-AR	2P3807AG	20-Pin SSOP, TAPE & REEL, Green	Commercial
ASM2P3807AG-20-AT	2P3807AG	20-Pin SSOP, TUBE, Green	Commercial
ASM2P3807AG-20-DR	2P3807AG	20-Pin QSOP, TAPE & REEL, Green	Commercial
ASM2P3807AG-20-DT	2P3807AG	20-Pin QSOP, TUBE, Green	Commercial
ASM2P3807AG-20-SR	2P3807AG	20-Pin SOIC, TAPE & REEL, Green	Commercial
ASM2P3807AG-20-ST	2P3807AG	20-Pin SOIC, TUBE, Green	Commercial
ASM2I3807AG-20-AR	2l3807AG	20-Pin SSOP, TAPE & REEL, Green	Industrial
ASM2I3807AG-20-AT	2I3807AG	20-Pin SSOP, TUBE, Green	Industrial
ASM2I3807AG-20-DR	2l3807AG	20-Pin QSOP, TAPE & REEL, Green	Industrial
ASM2I3807AG-20-DT	2l3807AG	20-Pin QSOP, TUBE, Green	Industrial
ASM2I3807AG-20-SR	2l3807AG	20-Pin SOIC, TAPE & REEL, Green	Industrial
ASM2I3807AG-20-ST	2l3807AG	20-Pin SOIC, TUBE, Green	Industrial

Device Ordering Information



Licensed under US patent Nos 5,488,627 and 5,631,920.





PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077

Fax: 408-879-9018 www.pulsecoresemi.com

Copyright © PulseCore Semiconductor All Rights Reserved Preliminary Information Part Number: ASM2P3807A Document Version: v0.3

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.