## Features

- 16 Mbit SRAM Multi Chip Module
- Allows 32-, 16- or 8-bit access configuration
- Operating Voltage: 3.3V + 0.3V
- Access Time
  - 20 ns
  - 18 ns
- Power Consumption
  - Active: 620 mW per byte (Max) @ 18ns 415 mW per byte (Max) @ 50ns (1)
  - Standby: 13 mW (Typ)
- Military Temperature Range: -55 to +125°C
- TTL-Compatible Inputs and Outputs
- Asynchronous
- Die manufactured on Atmel 0.25 µm Radiation Hardened Process
- No Single Event Latch Up below LET Threshold of 80 MeV/mg/cm<sup>2</sup>@125°C
- Tested up to a Total Dose of 300 krads (Si) according to MIL-STD-883 Method 1019
- ESD better than 4000V
- Quality Grades:
  - QML-Q or V
  - ESCC
- 950 Mils Wide MQFPT68 Package
- Mass : 8.5 grams
- Note: 1. Only for AT68166H-18. 450mW for AT68166H-20.

# Description

The AT68166H is a 16Mbit SRAM packaged in a hermetic Multi Chip Module

(MCM) for space applications.

The AT68166H MCM incorporates four 4Mbit AT60142H SRAM dice. It can be organized as either one bank of 512Kx8, two banks of 512Kx16 or four banks of 512Kx8. It combines rad-hard capabilities, a latch-up threshold of 80MeV.cm<sup>2</sup>/mg, a Multiple Bit Upset immunity and a total dose tolerance of 300Krads, with a fast access time.

The MCM packaging technology allows a reduction of the PCB area by 50% with a weight savings of 75% compared to four 4Mbit packages.

Thanks to the small size of the 4Mbit SRAM die, Atmel has been able to accommodate the assembly of the four dice on one side of the package which facilitates the power dissipation.

The compatibility with other products allows designers to easily migrate to the Atmel AT68166H memory.

The AT68166H is powered at 3.3V.

The AT68166H is processed according to the test methods of the latest revision of the MIL-PRF-38535 or the ESCC 9000.



Rad Hard 16 MegaBit 3.3V SRAM Multi-Chip Module

# AT68166H


7842A-AERO-10/09






# **Block Diagram**

### AT68166H Block Diagram



### 512K x 8 Bank Block Diagram (AT60142H)



# **Pin Configuration**

AT68166H is packaged in a MQFPT68. The pin assignment depends on the access time. There are 2 versions as described in the table below :

Access Time	18 ns	20 ns
Package Version	YS	YM


Lead	Signal	L	ead	Signal	Lead	Signal	Le	ad	Signal
1	I/O0[0]		18	VCC	35	I/O3[7]	5	52	VCC
2	I/O0[1]		19	A11	36	I/O3[6]	5	53	A10
3	I/O0[2]	1	20	A12	37	I/O3[5]	5	54	A9
4	I/O0[3]	1	21	A13	38	I/O3[4]	5	55	A8
5	I/O0[4]	1	22	A14	39	I/O3[3]	5	56	A7
6	I/O0[5]	1	23	A15	40	I/O3[2]	5	57	A6
7	I/O0[6]	1	24	A16	41	I/O3[1]	5	58	WE0
8	I/O0[7]	1	25	CS0	42	I/O3[0]	5	59	CS3
9	GND	1	26	OE	43	GND	6	60	GND
10	I/O1[0]	1	27	CS1	44	I/O2[7]	6	61	CS2
11	I/O1[1]	1	28	A17	45	I/O2[6]	6	62	A5
12	I/O1[2]	1	29	WE1	46	I/O2[5]	6	63	A4
13	I/O1[3]	:	30	WE2	47	I/O2[4]	6	64	A3
14	I/O1[4]	:	31	WE3	48	I/O2[3]	6	65	A2
15	I/O1[5]	:	32	A18	49	I/O2[2]	6	6	A1
16	I/O1[6]	33	YS	GND	50 1/02/41 07	67	A0		
10		55	YM	NC	50	I/O2[1]		,	AU
17	I/O1[7]	34	YS	VCC	51	I/O2[0]	68	YS	VCC
17	"O [[/]	54	YM	NC	51	1/02[0]	00	YM	NC

Table 1. Pin assignment for YS & YM versions






Figure 1. YM package pin assignment



Note: NC pins are not bonded internally. So, they can be connected to GND or Vcc.

Figure 2. YS package pin assignment



4

# **Pin Description**

### Table 2. Pin Names

Name	Description
A0 - A18	Address Inputs
I/O0 - I/O31	Data Input/Output
CS0 - CS3	Chip Select
WE0 - WE3	Write Enable
ŌĒ	Output Enable
VCC	Power Supply
GND <sup>(1)</sup>	Ground

Note: 1. The package lid is connected to GND

### Table 3. Truth Table<sup>(1)</sup>

CSx	WEx	OE	Inputs/Outputs	Mode
н	х	х	Z	Standby
L	Н	L	Data Out	Read
L	L	х	Data In	Write
L	Н	Н	Z	Output Disable

Note: 1. L=low, H=high, X= H or L, L=high impedance.





# **Electrical Characteristics**

### **Absolute Maximum Ratings\***

Supply Voltage to GND Potential:
Voltage range on any input: GND -0.5V to 4.6V
Voltage range on any ouput: GND -0.5V to 4.6V
Storage Temperature:65°C to + 150°C
Output Current from Output Pins: 20 mA
Electrostatic Discharge Voltage:

\*NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. **Exposure between recommended DC operating and absolute maximum rating conditions for extended periods may affect device reliability.** 

### **Military Operating Range**

Operating Voltage	Operating Temperature
$3.3\pm0.3V$	-55·C to + 125·C

### **Recommended DC Operating Conditions**

Parameter	Description	Min	Тур	Мах	Unit
Vcc	Supply voltage	3.0	3.3	3.6	V
GND	Ground	0.0	0.0	0.0	V
V <sub>IL</sub>	Input low voltage	GND - 0.3	0.0	0.8	V
V <sub>IH</sub>	Input high voltage	2.2	_	V <sub>CC</sub> + 0.3	V

### Capacitance

Parameter	Description	Min	Тур	Max	Unit
C <sub>in</sub> <sup>(1)</sup> (OE and Ax)	Input capacitance	-	-	48	pF
C <sub>in</sub> <sup>(1)</sup> (CSx and WEx)	Input capacitance	-	-	12	pF
C <sub>io</sub> <sup>(1)</sup>	I/O capacitance	_	_	12	pF

Note: 1. Guaranteed but not tested.

6

### **DC Parameters**

### **DC Test Conditions**

### TA = $-55^{\circ}$ C to + $125^{\circ}$ C; Vss = 0V; V<sub>CC</sub> = 3.0V to 3.6V

Parameter	Description	Minimum	Typical	Maximum	Unit
IIX <sup>(1)</sup>	Input leakage current	-1	_	1	μA
IOZ <sup>(1)</sup>	Output leakage current	-1	-	1	μA
VOL <sup>(2)</sup>	Output low voltage	-	_	0.4	V
VOH <sup>(3)</sup>	Output high voltage	2.4	_	-	V

Notes: 1. GND <  $V_{IN}$  <  $V_{CC}$ , GND <  $V_{OUT}$  <  $V_{CC}$  Output Disabled. 2.  $V_{CC}$  min,  $-I_{OL}$  = 8 mA 3.  $V_{CC}$  min,  $I_{OH}$  = -4 mA

### Consumption

Symbol	Description	TAVAV/TAVAW Test Condition	AT68166H-20	AT68166H-18	Unit	Value
I <sub>CCSB</sub> <sup>(1)</sup>	Standby Supply Current	_	10	7	mA	max
I <sub>CCSB1</sub> <sup>(2)</sup>	Standby Supply Current	_	8	6	mA	max
I <sub>CCOP</sub> <sup>(3)</sup> Read per byte	Dynamic Operating Current	18 ns 20 ns 50 ns 1 μs	- 170 85 15	170 165 80 12	mA	max
I <sub>CCOP</sub> <sup>(4)</sup> Write per byte	Dynamic Operating Current	18 ns 20 ns 50 ns 1 μs	- 150 125 110	145 140 115 105	mA	max

- Notes: 1. All  $\overline{CSx} \ge V_{IH}$ 2. All  $\overline{CSx} \ge V_{CC} 0.3V$ 3.  $F = 1/_{TAVAV}$ ,  $I_{out} = 0$  mA,  $\overline{WEx} = \overline{OE} = V_{IH}$ ,  $V_{IN} = GND/V_{CC}$ ,  $V_{CC}$  max. 4.  $F = 1/_{TAVAW}$ ,  $I_{out} = 0$  mA,  $\overline{WEx} = V_{IL}$ ,  $\overline{OE} = V_{IH}$ ,  $V_{IN} = GND/V_{CC}$ ,  $V_{CC}$  max.






### **Data Retention Mode**

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

- 1. During data retention chip select  $\overline{\text{CSx}}$  must be held high within V<sub>cc</sub> to V<sub>cc</sub> -0.2V.
- 2. Output Enable ( $\overline{OE}$ ) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
- 3. During power-up and power-down transitions  $\overline{CSx}$  and  $\overline{OE}$  must be kept between V<sub>cc</sub> + 0.3V and 70% of  $V_{cc}$ .
- 4. The RAM can begin operation >  $t_R$  ns after  $V_{CC}$  reaches the minimum operation voltages (3V).

### Figure 3. Data Retention Timing



### **Data Retention Characteristics**

Parameter	Description	Min	Typ T <sub>A</sub> = 25⋅C	Мах	Unit	
V <sub>CCDR</sub>	V <sub>CC</sub> for data retention	2.0	_	_	V	
t <sub>CDR</sub>	Chip deselect to data retention time	0.0	_	_	ns	
t <sub>R</sub>	Operation recovery time	t <sub>AVAV</sub> <sup>(1)</sup>	-	-	ns	
(2)	Data retention current		3	6 (AT68166H-20)	<b>~</b> ^	
I <sub>CCDR</sub> <sup>(2)</sup>		_	5	4.5 (AT68166H-18)	mA	

1.

 $\label{eq:tau} \begin{array}{l} T_{\text{AVAV}} = \text{Read cycle time.} \\ \text{All CSx} = V_{\text{CC}}, \, V_{\text{IN}} = \text{GND}/V_{\text{CC}}. \end{array}$ 2.


8


# AT68166H

### **AC Characteristics**

Temperature Range:	55 +125°C
Supply Voltage:	3.3 <u>+</u> 0.3V
Input Pulse Levels:	GND to 3.0V
Input Rise and Fall Times:	3ns (10 - 90%)
Input and Output Timing Reference Levels:	
Output Loading I <sub>OL</sub> /I <sub>OH</sub> :	See Figure 4

### Figure 4. AC Test Loads Waveforms





Specific (TWLQZ, TWHQX, TELQX, TEHQZ TGLQX, TGHQZ)

### Write Cycle

### **Table 4.** Write cycle timings<sup>(1)</sup>

		AT68166H-20		AT68166H-18		
Symbol	Parameter	min	max	min	max	Unit
TAVAW	Write cycle time	20	-	18	-	ns
TAVWL	Address set-up time	2	-	2	-	ns
TAVWH	Address valid to end of write	14	-	11	-	ns
TDVWH	Data set-up time	9	-	8	-	ns
TELWH	CS low to write end	12	-	12	-	ns
TWLQZ	Write low to high Z <sup>(2)</sup>	-	10	-	8	ns
TWLWH	Write pulse width	12	-	9	-	ns
TWHAX	Address hold from end of write	0	-	0	-	ns
TWHDX	Data hold time	2	-	1	-	ns
TWHQX	Write high to low Z <sup>(2)</sup>	5	-	3	-	ns

Notes: 1. Timings figures applicable for 8-bit, 16-bit and 32-bit mode.


2. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 9.)








WE Controlled, OE High During Write




Write Cycle 2.

WE Controlled, OE Low





CS Controlled



The internal write time of the memory is defined by the overlap of  $\overline{CS}$  Low and  $\overline{WE}$  LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in active mode. The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write. Data out is high impedance if  $\overline{OE} = V_{IH}$ .


### **Read Cycle**

Table 5. Read cycle timings<sup>(1)</sup>

		AT68166H-20		AT68166H-18		
Symbol	Parameter	min	max	min	max	Unit
TAVAV	Read cycle time	20	-	18	-	ns
TAVQV	Address access time	-	20	-	18	ns
TAVQX	Address valid to low Z	5	-	5	-	ns
TELQV	Chip-select access time	-	20	-	18	ns
TELQX	CS low to low Z <sup>(2)</sup>	5	-	5	-	ns
TEHQZ	$\overline{\text{CS}}$ high to high $Z^{(2)}$	-	9	-	8	ns
TGLQV	Output Enable access time	-	11	-	8	ns
TGLQX	OE low to low Z <sup>(2)</sup>	2	-	2	-	ns
TGHQZ	$\overline{\text{OE}}$ high to high Z <sup>(2)</sup>	-	9	-	8	ns


Notes: 1. Timings figures applicable for 8-bit, 16-bit and 32-bit mode.

2. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 9.)





### Chip Select Controlled (WE = V<sub>IH</sub>)








# **Typical Applications**

This section shows standard implementations of the AT68166H in applications.

# 32-bit mode application

- When used on a 32-bit (word) application, the module shall be connected as follow :
- The 32 lines of data are connected to distinct data lines
- The four CSx are connected together and linked to a single host CS output
- Each one of the four WEx is connected to a dedicated WE line on the host to allow byte, half word and word format write.


Figure 5. 32-bit typical application (1 SRAM bank)



# **16-bit mode**When used on a 16-bit (half word) application, the module can be connected as presented in the<br/>following figure. This allows use of a single AT68166H part for two SRAM memory banks.

All input controls of the AT68166H not used in the application shall be pulled-up.


Figure 6. 16-bit typical application (two SRAM banks)




# 8-bit mode application

When used on a 8-bit (byte) application, the module can be connected as presented in the following figure. This allows use of a single AT68166H part for up to four SRAM memory banks.

All input controls of the AT68166H not used in the application shall be pulled-up.





# **Ordering Information**

Part Number	Temperature Range	Speed	Package	Flow
AT68166H-YM20-E	25·C	20 ns	MQFPT68	Engineering Samples
AT68166H-YM20MQ <sup>(1)</sup>	-55· to +125·C	20 ns	MQFPT68	Mil level B
AT68166H-YM20SV <sup>(1)</sup>	-55· to +125·C	20 ns	MQFPT68	Space Level B
AT68166H-YM20SR <sup>(1)</sup>	-55· to +125·C	20 ns	MQFPT68	Space Level B RHA
AT68166H-YM20-SCC <sup>(2)</sup>	-55· to +125·C	20 ns	MQFPT68	ESCC
AT68166H-YS18-E	25°C	18 ns	MQFPT68	Engineering Samples
AT68166H-YS18MQ <sup>(1)</sup>	-55° to +125°C	18 ns	MQFPT68	Mil level B
AT68166H-YS18SV <sup>(1)</sup>	-55° to +125°C	18 ns	MQFPT68	Space Level B
AT68166H-YS18SR <sup>(1)</sup>	-55° to +125°C	18 ns	MQFPT68	Space Level B RHA
AT68166H-YS18-SCC <sup>(2)</sup>	-55° to +125°C	18 ns	MQFPT68	ESCC

Note: 1. Will be replaced by SMD part number when available.


2. Will be replaced by ESCC part number when available.






## **Package Drawing**

### 68-lead Quad Flat Pack (950 Mils) with non conductive tie bar



68 LEADS FLAT PACK CERAMIC TIE BAR



Note: 1. Lid is connected to Ground.

2. YM and YS package drawings are identical.

## **Document Revision History**

Creation from AT66168F without any change.



### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

©2009 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and Everywhere You Are<sup>®</sup> are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

