

Appendix A - ATmega88/168 Automotive specification at 150°C

This document contains information specific to devices operating at temperatures up to 150°C. Only deviations are covered in this appendix, all other information can be found in the complete Automotive datasheet. The complete Automotive datasheet can be found on www.atmel.com



8-bit AVR[®]
Microcontroller
with 8K Bytes
In-System
Programmable
Flash

ATmega88/168
Automotive

Appendix A

PRELIMINARY



Electrical Characteristics

Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +150°C
Storage Temperature	-65°C to +175°C
Voltage on any Pin except <u>RESET</u> with respect to Ground	-0.5V to $V_{CC}+0.5V$
Voltage on <u>RESET</u> with respect to Ground.....	-0.5V to +13.0V
Maximum Operating Voltage	6.0V
DC Current per I/O Pin	30.0 mA
DC Current V_{CC} and GND Pins	200.0 mA

*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$T_A = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 2.7V$ to $5.5V$ (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{IL}	Input Low Voltage, except XTAL1 and <u>RESET</u> pin	$V_{CC} = 2.7V - 5.5V$	-0.5		$0.3V_{CC}^{(1)}$	V
V_{IH}	Input High Voltage, except XTAL1 and <u>RESET</u> pins	$V_{CC} = 2.7V - 5.5V$	$0.6V_{CC}^{(2)}$		$V_{CC} + 0.5$	V
V_{IL1}	Input Low Voltage, XTAL1 pin	$V_{CC} = 2.7V - 5.5V$	-0.5		$0.1V_{CC}^{(1)}$	V
V_{IH1}	Input High Voltage, XTAL1 pin	$V_{CC} = 2.7V - 5.5V$	$0.7V_{CC}^{(2)}$		$V_{CC} + 0.5$	V
V_{IL2}	Input Low Voltage, <u>RESET</u> pin	$V_{CC} = 2.7V - 5.5V$	-0.5		$0.2V_{CC}^{(1)}$	V
V_{IH2}	Input High Voltage, <u>RESET</u> pin	$V_{CC} = 2.7V - 5.5V$	$0.9V_{CC}^{(2)}$		$V_{CC} + 0.5$	V
V_{IL3}	Input Low Voltage, <u>RESET</u> pin as I/O	$V_{CC} = 2.7V - 5.5V$	-0.5		$0.3V_{CC}^{(1)}$	V
V_{IH3}	Input High Voltage, <u>RESET</u> pin as I/O	$V_{CC} = 2.7V - 5.5V$	$0.6V_{CC}^{(2)}$		$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage ⁽³⁾ , I/O pin except <u>RESET</u>	$I_{OL} = 20mA$, $V_{CC} = 5V$ $I_{OL} = 5mA$, $V_{CC} = 3V$			0.8 0.5	V
V_{OH}	Output High Voltage ⁽⁴⁾ , I/O pin except <u>RESET</u>	$I_{OH} = -20mA$, $V_{CC} = 5V$ $I_{OH} = -10mA$, $V_{CC} = 3V$	4.0 2.2			V
I_{IL}	Input Leakage Current I/O Pin	$V_{CC} = 5.5V$, pin low (absolute value)			1	μA
I_{IH}	Input Leakage Current I/O Pin	$V_{CC} = 5.5V$, pin high (absolute value)			1	μA
R_{RST}	Reset Pull-up Resistor		30		60	$k\Omega$
R_{PU}	I/O Pin Pull-up Resistor		20		50	$k\Omega$

$T_A = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 2.7\text{V}$ to 5.5V (unless otherwise noted) (Continued)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
I_{CC}	Power Supply Current ⁽⁶⁾	Active 4MHz, $V_{CC} = 3\text{V}$			8	mA
		Active 8MHz, $V_{CC} = 5\text{V}$			16	
$I_{CC\text{ IDLE}}$		Active 16MHz, $V_{CC} = 5\text{V}$			25	mA
		Idle 4MHz, $V_{CC} = 3\text{V}$			6	mA
		Idle 8MHz, $V_{CC} = 5\text{V}$			12	
		Idle 16MHz, $V_{CC} = 5\text{V}$			14	mA
$I_{CC\text{ PWD}}$	Power-down mode	WDT enabled, $V_{CC} = 3\text{V}$			90	μA
		WDT enabled, $V_{CC} = 5\text{V}$			140	
		WDT disabled, $V_{CC} = 3\text{V}$			80	μA
		WDT disabled, $V_{CC} = 5\text{V}$			120	
V_{ACIO}	Analog Comparator Input Offset Voltage	$V_{CC} = 5\text{V}$ $V_{in} = V_{CC}/2$		<10	40	mV
I_{ACLK}	Analog Comparator Input Leakage Current	$V_{CC} = 5\text{V}$ $V_{in} = V_{CC}/2$	-50		50	nA
t_{ACPD}	Analog Comparator Propagation Delay	$V_{CC} = 4.0\text{V}$		500		ns

Memory Endurance


EEPROM endurance: 50,000 Write/Erase cycles.

Flash endurance: 10,000 Write/Erase cycles.

Maximum Speed vs. V_{CC}

Maximum frequency is dependent on V_{CC} . As shown in Figure 131, the Maximum Frequency vs. V_{CC} curve is linear between $2.7\text{V} < V_{CC} < 4.5\text{V}$.

Figure 1. Maximum Frequency vs. V_{CC}



ADC Characteristics⁽⁶⁾

$T_A = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 4.5\text{V}$ to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Units
	Resolution			10		Bits
	Absolute accuracy (Including INL, DNL, quantization error, gain and offset error)	$V_{REF} = 4\text{V}$, $V_{CC} = 4\text{V}$, ADC clock = 200 kHz		2	3.5	LSB
		$V_{REF} = 4\text{V}$, $V_{CC} = 4\text{V}$, ADC clock = 200 kHz Noise Reduction Mode		2	3.5	LSB
	Integral Non-Linearity (INL)	$V_{REF} = 4\text{V}$, $V_{CC} = 4\text{V}$, ADC clock = 200 kHz		0.6	2.5	LSB
	Differential Non-Linearity (DNL)	$V_{REF} = 4\text{V}$, $V_{CC} = 4\text{V}$, ADC clock = 200 kHz		0.30	1.0	LSB
	Gain Error	$V_{REF} = 4\text{V}$, $V_{CC} = 4\text{V}$, ADC clock = 200 kHz	-3.5	-1.3	3.5	LSB
	Offset Error	$V_{REF} = 4\text{V}$, $V_{CC} = 4\text{V}$, ADC clock = 200 kHz		1.8	3.5	LSB
	Conversion Time	Free Running Conversion	13 cycles			μs
	Clock Frequency		50		200	kHz
AV_{CC}	Analog Supply Voltage		$V_{CC} - 0.3$		$V_{CC} + 0.3$	V
V_{REF}	Reference Voltage		1.0		AV_{CC}	V
V_{IN}	Input Voltage		GND		V_{REF}	V
	Input Bandwidth			38.5		kHz
V_{INT}	Internal Voltage Reference		1.0	1.1	1.2	V
R_{REF}	Reference Input Resistance		25.6	32	38.4	k Ω
R_{AIN}	Analog Input Resistance			100		M Ω

- Notes:
1. "Max" means the highest value where the pin is guaranteed to be read as low
 2. "Min" means the lowest value where the pin is guaranteed to be read as high
 3. Although each I/O port can sink more than the test conditions (20mA at $V_{CC} = 5\text{V}$) under steady state conditions (non-transient), the following must be observed:
 - 1] The sum of all IOL, for all ports, should not exceed 400 mA.
 - 2] The sum of all IOL, for ports C0 - C5, should not exceed 200 mA.
 - 3] The sum of all IOL, for ports C6, D0 - D4, should not exceed 300 mA.
 - 4] The sum of all IOL, for ports B0 - B7, D5 - D7, should not exceed 300 mA.
 If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.
 4. Although each I/O port can source more than the test conditions (20mA at $V_{CC} = 5\text{V}$) under steady state conditions (non-transient), the following must be observed:
 - 1] The sum of all IOH, for all ports, should not exceed 400 mA.
 - 2] The sum of all IOH, for ports C0 - C5, should not exceed 200 mA.
 - 3] The sum of all IOH, for ports C6, D0 - D4, should not exceed 300 mA.
 - 4] The sum of all IOH, for ports B0 - B7, D5 - D7, should not exceed 300 mA.
 If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.

- Minimum V_{CC} for Power-down is 2.5V.

ATmega88/168 Typical Characteristics

Active Supply Current

Figure 2. Active Supply Current vs. Frequency (1 - 20 MHz)





Figure 3. Idle Supply Current vs. Frequency (1 - 20 MHz)



Power-Down Supply Current

Figure 4. Power-Down Supply Current vs. V_{CC} (Watchdog Timer Disabled)





Figure 5. Power-Down Supply Current vs. V_{CC} (Watchdog Timer Enabled)



Pin Pull-up

Figure 6. I/O Pin Pull-up Resistor Current vs. Input Voltage ($V_{CC} = 5V$)




Figure 7. Output Low Voltage vs. Output Low Current ($V_{CC} = 5V$)




Figure 8. Output Low Voltage vs. Output Low Current ($V_{CC} = 3V$)




Figure 9. Output High Voltage vs. Output High Current ($V_{CC} = 5V$)




Figure 10. Output High Voltage vs. Output High Current ($V_{CC} = 3V$)





Figure 11. Reset Pull-Up Resistor Current vs. Reset Pin Voltage ($V_{CC} = 5V$)



Pin Thresholds and Hysteresis

Figure 12. I/O Pin Input Threshold vs. V_{CC} (V_{IH} , I/O Pin Read as '1')




Figure 13. I/O Pin Input Threshold vs. V_{CC} (V_{IL} , I/O Pin Read as '0')




Figure 14. Reset Input Threshold Voltage vs. V_{CC} (V_{IH} , Reset Pin Read as '1')





Figure 15. Reset Input Threshold Voltage vs. V_{CC} (V_{IL} , Reset Pin Read as '0')



Internal Oscillator Speed

Figure 16. Watchdog Oscillator Frequency vs. V_{CC}




Figure 17. Calibrated 8 MHz RC Oscillator Frequency vs. Temperature




Figure 18. Calibrated 8 MHz RC Oscillator Frequency vs. V_{CC}





Figure 19. Calibrated 8 MHz RC Oscillator Frequency vs. OSCCAL Value



BOD Thresholds and Analog Comparator Offset

Figure 20. BOD Threshold vs. Temperature (BODLEVEL is 4.0V)




Figure 21. BOD Threshold vs. Temperature (BODLEVEL is 2.7V)





Figure 22. Bandgap Voltage vs. V_{CC}



Peripheral Units

Figure 23. Analog to Digital Converter GAIN vs. V_{CC}




Figure 24. Analog to Digital Converter OFFSET vs. V_{CC}




Figure 25. Analog to Digital Converter DNL vs. V_{CC}





Figure 26. Analog to Digital Converter INL vs. V_{CC}




Grade 0 Qualification

The ATmega88/168 has been developed and manufactured according to the most stringent quality assurance requirements of ISO-TS-16949 and verified during product qualification as per AEC-Q100 grade 0.

AEC-Q100 qualification relies on temperature accelerated stress testing. High temperature field usage however may result in less significant stress test acceleration. In order to prevent the risk that ATmega88/168 lifetime would not satisfy the application end-of-life reliability requirements, Atmel has extended the testing, whenever applicable (High Temperature Operating Life Test, High Temperature Storage Life, Data Retention, Thermal Cycles), far beyond the AEC-Q100 requirements. Thereby, Atmel verified the ATmega88/168 has a long safe lifetime period after the grade 0 qualification acceptance limits.

The valid domain calculation depends on the activation energy of the potential failure mechanism that is considered. Examples are given in figure 1. Therefore any temperature mission profile which could exceed the AEC-Q100 equivalence domain shall be submitted to Atmel for a thorough reliability analysis



Ordering Information


ATmega88/168

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
16 ⁽²⁾	2.7 - 5.5V	ATmega88-15MT2	PN	Extended (-40°C to 150°C)
16 ⁽²⁾	2.7 - 5.5V	ATmega88-15AD	MA	Extended (-40°C to 150°C)
16 ⁽²⁾	2.7 - 5.5V	ATmega168-15MD	PN	Extended (-40°C to 150°C)
16 ⁽²⁾	2.7 - 5.5V	ATmega168-15AD	MA	Extended (-40°C to 150°C)


Notes: 1. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
2. For Speed vs. V_{CC} , see complete datasheet.

Package Type	
PN	32-pad, 5 x 5 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF): E2/D2 3.1 +/- 0.1mm
MA	MA, 32 - Lead, 7x7 mm Body Size, 1.0 mm Body Thickness 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

PN



MA



Document Revision History

7607F - 01/08	Added memory endurance. See “Memory Endurance” on page 3.
7607E - 11/07	<ol style="list-style-type: none">1. Added ATMega168 product offering.1. Added MA package offering.
7607D - 03/07	<ol style="list-style-type: none">1. Updated electrical characteristics.2. Removed Grade0 qualification section.3. Updated product part number in ordering information.
7607C - 09/06	<ol style="list-style-type: none">4. Ordering and package information updated.
7607B - 08/06	<ol style="list-style-type: none">1. Added typical characteristics.
7607A - 01/06	<ol style="list-style-type: none">1. Document Creation.



Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com

Technical Support
Enter Product Line E-mail

Sales Contact
www.atmel.com/contacts

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

©2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are®, AVR®, and AVR Studio® are registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.