2

# MCM54410A


## Advance Information

# 1M x 4 CMOS Dynamic RAM Write Per Bit Mode

The MCM54410A is a  $0.7\mu$  CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54410A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300-mil J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).

- . Three-State Data Output
- · Write Per Bit Mode
- · Fast Page Capability
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54410A = 16 ms
- Fast Access Time (t<sub>RAC</sub>):
   MCM54410A-60 = 60 ns (Max)
   MCM54410A-70 = 70 ns (Max)
   MCM54410A-80 = 80 ns (Max)
- Low Active Power Dissipation:
   MCM54410A-60 = 660 mW (Max)
   MCM54410A-70 = 550 mW (Max)
   MCM54410A-80 = 468 mW (Max)
- Low Standby Power Dissipation: MCM54410A = 11 mW (Max, TTL Levels) MCM54410A = 5.5 mW (Max, CMOS Levels)




PIN ASSIGNMENT

			10	00-MIL Z	IP.
	300-MIL SO	J 	G	1 = 2 3 = =	CAS
[			W2/DQ2	= 4	
W0/DQ0 [	1 26	) v <sub>SS</sub>	٧ <sub>SS</sub>	5	W3/DQ3
W1/DQ1 [	2 25	] W3/DQ3		7	W0/DQ0
WB/WE [	3 24	] W2/DQ2	W1/DQ1	- 8	₩B/WE
RAS [	4 23	] CAS	RAS	9	110 II.
A9 [	5 22	] <u>G</u>	A0	10	<b>A</b> 9
			AU	12	A1
A0 [	9 18	A8	A2	14	
A1 [		) A7	VCC	15	A3
A2 [		) A6		17	A4
A3 [		A5	A5	18	A6
]			<b>A</b> 7	19	
vcc (	13 14	] A4		20	A8

PIN NAMES											
A0-A9											
W0/DQ0-W3/DQ3 Write Select/D	ata Input Output										
Q	Data Output										
₩ Re	ad/Write Enable										
RAS Row	Address Strobe										
<u>cs</u>	Chip Select										
V <sub>CC</sub> Powe	er Supply (+ 5 V)										
V <sub>SS</sub>	Ground										
NC	No Connection										

This document contains information on a new product. Specifications and information herein are subject to change without notice

#### **BLOCK DIAGRAM**



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> . V <sub>out</sub>	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to +150	÷C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### WRITE-PER-BIT MODE

The write-per-bit mode allows selective masking of a write operation on a particular set of device DQs for a given cycle. The write-per-bit function is enabled by holding the  $\overline{WB/WE}$  signal "Low" at the falling edge of  $\overline{RAS}$  for the minimum hold time. Masked DQs are selected by holding Data in (Di) "Low" on the falling edge of  $\overline{RAS}$  for the minimum hold time. Data is then written into the device only on the unmasked DQs, which occurs on the falling edge of either  $\overline{WB/WE}$  (late write) or  $\overline{CAS}$  (early write). Any combination of DQs can be selectively

masked for each write cycle. The truth table for the write-perbit function is shown in the following table:

At the	Falling Edge							
CAS	WB/WE	WE DQi Funct						
Н	Н	Н	Write Enabled					
Н	Н	L	Write Enabled					
Н	L	H	Write Enabled					
H	L	L	Write Masked					

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$ 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0	]	
Logic High Voltage, All Inputs	V <sub>IH</sub>	2.4		6.5	V	1
Logic Low Voltage, All Inputs	VII	-1.0	_	0.8	V	1

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM54410A-60, t <sub>RC</sub> = 110 ns MCM54410A-70, t <sub>RC</sub> = 130 ns MCM54410A-80, t <sub>RC</sub> = 150 ns	lcc1	_	120 100 85	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS=CAS=V <sub>IH</sub> )	ICC2	_	2.0	mA	
V <sub>CC</sub> Power Supply Current During \$\overline{AS}\$ Only Refresh Cycles (\$\overline{CAS} = V_{IH}\$)  MCM54410A-60, t <sub>RC</sub> = 110 ns  MCM54410A-70, t <sub>RC</sub> = 130 ns  MCM54410A-80, t <sub>RC</sub> = 150 ns	lcc3	<u>-</u> -	120 100 85	mA	2, 3
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle ( $\overline{RAS}$ = $V_{IL}$ ) MCM54410A-60, tp <sub>C</sub> = 45 ns MCM54410A-70, tp <sub>C</sub> = 45 ns MCM54410A-80, tp <sub>C</sub> = 50 ns	ICC4		70 70 60	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) ( <del>RAS</del> = <del>CAS</del> = V <sub>CC</sub> - 0.2 V)	lCC5		1.0	mA	
V <sub>CC</sub> Power Supply Current During <del>CAS</del> Before <del>RAS</del> Refresh Cycle MCM54410A-60, t <sub>RC</sub> = 110 ns MCM54410A-70, t <sub>RC</sub> = 130 ns MCM54410A-80, t <sub>RC</sub> = 150 ns	Icce	_ _ _	120 100 85	mA	2
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ 6.5 V)	lkg(1)	-10	10	μА	
Output Leakage Current ( $\overline{CAS} = V_{1H}$ , 0 V $\leq V_{out} \leq 5.5 V$ )	llkg(O)	-10	10	μА	
Output High Voltage (I <sub>OH</sub> = - 5 mA)	Voн	2.4	_	٧	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL		0.4	V	

### $\textbf{CAPACITANCE} \ (\text{f} = 1.0 \ \text{MHz}, \ T_{\mbox{A}} = 25^{\circ}\mbox{C}, \ V_{\mbox{CC}} = 5 \ \mbox{V}, \ \mbox{Periodically Sampled Rather Than 100% Tested)}$

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0–A9	Cin	5	ρF	4
G, RAS, CAS, WB/WE		7	]	
I/O Capacitance (CAS = V <sub>IH</sub> to Disable Output) W0/DQ0-W3/DQ3	C <sub>I/Q</sub>	7	рF	4

#### NOTES:

- 1. All voltages referenced to  $V_{\mbox{SS}}$ .
- 2. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Column address can be changed once or less while HAS = V<sub>|L</sub> and CAS = V<sub>|H</sub>.
   Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	bol	5441	0A-60	5441	0A-70	5441	0A-80		
Parameter	Std	Ait	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	†RC	110	—	130	- T	150		ns	5
Read-Write Cycle Time	tRELREL	†RWC	165	_	185	<u> </u>	205	<u> </u>	ns	5
Fast Page Mode Cycle Time	<sup>†</sup> CELCEL	tPC	45	I -	45	I –	50		nş	
Fast Page Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> PRWC	100	-	100	_	105	_	ns	
Access Time from RAS	tRELQV	†RAC	_	60	_	70	_	80	ns	6, 7
Access Time from CAS	t <sub>CELQV</sub>	†CAC	_	20	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	30	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	tCEHQV	<sup>t</sup> CPA		40	_	40		45	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0	-	0	_	0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	†OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	40	-	50	-	60	_	ns	
RAS Pulse Width	<sup>t</sup> RELREH	tRAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	†RASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	tRSH	20		20	l –	20	I	ns	
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	60	I . –	70		80	T —	ns	
CAS Precharge to RAS Hold Time	tCEHREH	TRHCP	40	_	40	_	45	I –	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	†CAS	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	<sup>t</sup> RCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	†RELAV	†RAD .	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	tCEHCEL	tCP	10		10	-	10	_	ns	

continued

#### NOTES:

- 1. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IH</sub>) in a monotonic manner.
- AC measurements t<sub>T</sub> = 5.0 ns.
- The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).
- tope (max) and/or toz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage
  levels
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	bol	5441	0A-60	5441	0A-70	5441	0A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	†AVREL	tASR	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	<sup>t</sup> RAH	10		10		10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0		0	_	ns	
Column Address Hold Time	t <sub>CELAX</sub>	†CAH	15		15	_	15	_	ns	
Column Address to RAS Lead Time	tAVREH	tRAL	30	_	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	†RCS	0		0		0		ns	
Read Command Hold Time Referenced to CAS	<sup>†</sup> CEHWX	<sup>†</sup> RCH	0		0	-	0	_	ns	13
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	†CELWH	tWCH	10		15	-	15	-	ns	
Write Command Pulse Width	twLwH	tWP	10		15		15	_	ns	
Write Command to RAS Lead Time	twlreh	<sup>t</sup> RWL	20		20		20		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	l –	20	_	ns	
Data in Setup Time	†DVCEL	t <sub>DS</sub>	0	_	0		0	_	ns	14
Data in Hold Time	tCELDX	<sup>t</sup> DH	15	_	15		15		ns	14
Refresh Period	†RVRV	tRFSH	_	16	_	16		16	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0		0		ns	15
CAS to Write Delay	†CELWL	tcwD	50	_	50	_	50	_	ns	15
RAS to Write Delay	<sup>t</sup> RELWL	tRWD	90		100		110	_	ns	15
Column Address to Write Delay Time	1AVWL	tawd	60	-	65		70	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	70		70	_	75	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	<sup>†</sup> RELCEL	tCSR	5	-	5		5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>†</sup> RELCEH	<sup>t</sup> CHR	15	_	15	_	15	_	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	<sup>t</sup> RPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	<sup>†</sup> CEHCEL	<sup>†</sup> CPT	30	_	40	_	40	-	ns	
RAS Hold Time Referenced to $\overline{G}$	†GLREH	†ROH	10		10	-	10	-	ns	
G Access Time	tGLQV	t <sub>GA</sub>		20	_	20		20	пѕ	
G to Data Delay	<sup>†</sup> GLHDX	tGD	20	_	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	<sup>t</sup> GHQZ	<sup>t</sup> GZ	0	20	0	20	0	20	ns	10

(continued)

#### NOTES:


13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.


14. These parameters are referenced to  $\overline{\sf CAS}$  leading edge in early write cycles and to  $\overline{\sf W}$  leading edge in late write or read-write cycles.

<sup>15.</sup> tWCS. tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symt	Symbol		0A-60	54410A-70		54410A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
G Command Hold Time	twlgl	<sup>t</sup> GH	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	<sup>†</sup> WLREL	twts	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	<sup>t</sup> WTH	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	†WHREL	twRP	10	_	10	=	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	<sup>t</sup> WRH	10	_	10	_	10	_	ns	
Write Per Bit Setup Time	†WBVREL	twas	0	_	0	_	0	T -	ns	
Write Per Bit Hold Time	<sup>†</sup> RELWBV	twBH	10	_	10	-	10	-	ns	
Write Per Bit Selection Setup Time	twdvrel	twds	0		0	_	0	_	ns	
Write Per Bit Selection Hold Time	†RELWDV	twDH	10	_	10	T -	10	_	ns	






#### FAST PAGE MODE READ CYCLE




### **FAST PAGE MODE EARLY WRITE CYCLE**




#### **FAST PAGE MODE READ-WRITE CYCLE** - tRASP $\nu_{iH}$ RAS V<sub>IL</sub> t <sub>RP</sub> \_t csh <sup>t</sup>PRWC <sup>t</sup>RSH top CRP t<sub>CP</sub> - t<sub>RCD</sub> -<sup>t</sup>CAS CAS -- t<sub>CAH</sub> - <sup>t</sup>cah t ASR <sup>t</sup>CAH t<sub>ASC</sub> <sup>t</sup>ASC ${\tt ADDRESSES}^{\ \ V_{\hbox{\scriptsize IH}}}$ COL COLUMN ADDRESS ADD ADD - t CWD †WBS – trwL<del>-≥</del>i <sup>t</sup>RWD — tcwd t<sub>CWL</sub> <sup>t</sup> CPWD t CPWD -<-- t<sub>CWD</sub> - ¹cwL t CWL V<sub>IH</sub> WB/WE $\nu_{\text{IL}}$ 1 AWD -<sup>1</sup> AWD twp twp. - 1 WP -1 GA <sup>1</sup>GA – tga G <sup>t</sup> GD <sup>t</sup>CAC 1 CAC 1<sub>AA</sub> ¹GZ -1<sub>GZ</sub> t DS -t<sub>DS</sub> - <sup>t</sup>RAC HG<sup>†</sup> tDH t DS \_ VOH\_ VOL tCLZ tclz t CLZ -VALID VALÌD W0/DQ0-VALID - twps DATA OUT DATA OUT W3/DQ3 DATA OUT HDW<sup>1</sup> MASK DATA IN VALID VALID VALID DATA IN DATA IN DATA IN


# RAS ONLY REFRESH CYCLE (WB/WE and G are Don't Care)




#### CAS BEFORE RAS REFRESH CYCLE (G and A0–A9 are Don't Care)




#### HIDDEN REFRESH CYCLE (READ)



#### HIDDEN REFRESH CYCLE (EARLY WRITE)



### CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe  $(\overline{RAS})$  and column address strobe  $(\overline{CAS})$ , into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active = V $_{1L}$ , t $_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the  $\overline{RAS}$ 

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the 1Mx4 RAM: RAMS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

#### READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (WB/WE) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both  $\overline{\text{CAS}}$  and output enable  $(\overline{\text{G}})$  control read access time:  $\overline{\text{CAS}}$  must be active before or at tRCD maximum and  $\overline{\text{G}}$  must be active theore or at  $\overline{\text{RAS}}$  active transition to guarantee valid data out (Q) at  $\overline{\text{tRAC}}$  (access time from  $\overline{\text{RAS}}$  active transition). If the  $\overline{\text{tRCD}}$  maximum is exceeded and/or  $\overline{\text{G}}$  active transition does not occur in time, read access time is determined by either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock active transition ( $\overline{\text{tCAC}}$  or  $\overline{\text{tGA}}$ ).

The RAS and CAS clocks must remain active for a minimum time of trans and trans respectively, to complete the read cycle. WB/WE must remain high throughout the cycle, and for time trans or trans to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum

time of  $t_{RP}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  and  $\overline{G}$  clocks are active. When either the  $\overline{CAS}$  or  $\overline{G}$  clock transitions to inactive, the output will switch to High Z (three-state) toFF or  $t_{GZ}$  after the inactive transition.

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \( \overline{WB/WE} \) to active (V|L). Early and late write modes are distinguished by the active transition of \( \overline{WB/WE}, \) with respect to \( \overline{CAS}. \) Minimum active time trans and to As, and precharge time transition of the read mode.

An early write cycle is characterized by  $\overline{WB}/\overline{WE}$  active transition at minimum time  $t_{WCS}$  before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the

Q remains in three-state condition throughout an early write cycle because  $\overline{WB/WE}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers and  $\overline{G}$  disabled

A late write cycle (referred to as  $\overline{G}$ -controlled write) occurs when  $\overline{WB/WE}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{WB/WE}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (t<sub>RCD</sub> + t<sub>CWD</sub> + t<sub>RWL</sub> + 2t<sub>T</sub>)  $\leq$  t<sub>RAS</sub>, if other timing minimums (t<sub>RCD</sub>, t<sub>RWL</sub>, and t<sub>T</sub>) are maintained. D is referenced to  $\overline{WB/WE}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but outputs are switched off by  $\overline{G}$  inactive transition, which is required to write to the device. O may be indeterminate—see note 15 of ac operating conditions table.  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for t<sub>RWL</sub> and t<sub>CWL</sub>, respectively, after  $\overline{WB/WE}$  active transition to complete the write cycle.  $\overline{G}$  must remain inactive for t<sub>GH</sub> after  $\overline{WB/WE}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except WB/WE must remain high for t<sub>CWD</sub> minimum after the CAS active transition, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M  $\times$  4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t<sub>CP</sub>, while RAS remains low (V<sub>IL</sub>). The second CAS active transition while RAS is low initiates the first page mode cycle (t<sub>PC</sub> or t<sub>PRWC</sub>). Either a read, write, or

read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM54410A require refresh every 16 milliseconds

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54410A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54410A.

A normal read, write, or read-write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### **RAS-Only Refresh**

 $\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high (V<sub>IH</sub>) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

#### **CAS** Before RAS Refresh

 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in

during the previous cycle (hidden refresh). WB/WE must be inactive for time twpp before and time twph after RAS active transition to prevent switching the device into test mode.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle, while  $\overline{RAS}$  cycles inactive for  $t_{RP}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{WB/WE}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode cycle) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

#### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

#### TEST MODE

The internal organization of this device  $(512K \times 8)$  allows it to be tested as if it were a  $512K \times 4$  DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0–B7) in parallel. External data out is determined by the internal test mode logic of the device.

See the following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in "Test Mode" as shown in the test mode timing diagram. A CAS before RAS or a RAS only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

#### **TEST MODE TRUTH TABLE**

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0 1	0 1	0	1
_	·	Any (	l Other	I	0

# TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$ 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)


#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symbol		5441	0A-60	5441	0A-70	A-70 54410A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	115		135		155		ns	5
Fast Page Mode Cycle Time	tCELCEL	tPC	50		50	_	55		пѕ	
Access Time from RAS	tRELQV	tRAC		65	_	75	_	85	ns	6, 7
Access Time from CAS	tCELQV	tCAC		25	_	25	_	25	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	35		40	_	45	ns	6, 9
Access Time from Precharge CAS	†CEHQV	tCPA		45	_	45		50	ns	6
RAS Pulse Width	†RELREH	†RAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	†CELREH	trsh	25	_	25	_	25	T	ns	
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	65		75	I –	85		ns	
CAS Precharge to RAS Hold Time	<sup>†</sup> CEHREH	†RHCP	45	_	45	T	50	_	ns	
CAS Pulse Width	†CELCEH	†CAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	tavreh	†RAL	35	-	40	_	45	T -	ns	

#### NOTES:


- 1. VIH min and VII max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).

# WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (D and A0-A9 are Don't Care)







### TEST MODE-EARLY WRITE CYCLE




#### TEST MODE-FAST PAGE MODE READ CYCLE



#### TEST MODE-FAST PAGE MODE EARLY WRITE CYCLE



#### **TEST MODE BLOCK DIAGRAM**



# ORDERING INFORMATION (Order by Full Part Number)

