

# MC74HC377A

## Octal D Flip-Flop with Common Clock and Enable

### High-Performance Silicon-Gate CMOS

The MC74HC377A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of eight D flip-flops with common Clock and Enable ( $\bar{E}$ ) inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Enable ( $\bar{E}$ ) is active low.

#### Features


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 264 FETs or 66 Equivalent Gates
- These are Pb-Free Devices



ON Semiconductor®


<http://onsemi.com>

#### MARKING DIAGRAMS



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
G = Pb-Free Package  
▪ = Pb-Free Package  
(Note: Microdot may be in either location)

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# MC74HC377A




Figure 1. Logic Diagram

## FUNCTION TABLE

| Operating Modes   | Inputs |           |        | Outputs                |
|-------------------|--------|-----------|--------|------------------------|
|                   | Clock  | $\bar{E}$ | Dn     | Qn                     |
| Load "1"          | ↑      | L         | h      | H                      |
| Load "0"          | ↑      | L         | L      | L                      |
| Hold (Do Nothing) | ↑<br>X | h<br>H    | X<br>X | No Change<br>No Change |

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

L = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition

↑ = LOW-to-HIGH CP transition

X = Don't Care

| Design Criteria                 | Value | Units |
|---------------------------------|-------|-------|
| Internal Gate Count*            | 66    | ea    |
| Internal Gate Propagation Delay | 1.5   | ns    |
| Internal Gate Power Dissipation | 5.0   | μW    |
| Speed Power Product             | .0075 | pJ    |

\*Equivalent to a two-input NAND gate.

## ORDERING INFORMATION

| Device          | Package                | Shipping†        |
|-----------------|------------------------|------------------|
| MC74HC377ADWG   | SOIC-20 WIDE (Pb-Free) | 38 Units / Rail  |
| MC74HC377ADWR2G | SOIC-20 WIDE (Pb-Free) | 1000 Tape & Reel |
| MC74HC377ADTG   | TSSOP-20*              | 75 Units / Rail  |
| MC74HC377ADTR2G | TSSOP-20*              | 2500 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

# MC74HC377A

## MAXIMUM RATINGS

| Symbol    | Parameter                                                                                 | Value                  | Unit |
|-----------|-------------------------------------------------------------------------------------------|------------------------|------|
| $V_{CC}$  | DC Supply Voltage (Referenced to GND)                                                     | -0.5 to +7.0           | V    |
| $V_{in}$  | DC Input Voltage (Referenced to GND)                                                      | -0.5 to $V_{CC} + 0.5$ | V    |
| $V_{out}$ | DC Output Voltage (Referenced to GND)                                                     | -0.5 to $V_{CC} + 0.5$ | V    |
| $I_{in}$  | DC Input Current, per Pin                                                                 | $\pm 20$               | mA   |
| $I_{out}$ | DC Output Current, per Pin                                                                | $\pm 25$               | mA   |
| $I_{CC}$  | DC Supply Current, $V_{CC}$ and GND Pins                                                  | $\pm 50$               | mA   |
| $P_D$     | Power Dissipation in Still Air<br>SOIC Package <sup>†</sup><br>TSSOP Package <sup>†</sup> | 500<br>450             | mW   |
| $T_{stg}$ | Storage Temperature                                                                       | -65 to +150            | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>†</sup>Derating – SOIC Package: - 7 mW/°C from 65° to 125°C  
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

## RECOMMENDED OPERATING CONDITIONS

| Symbol                             | Parameter                                            | Min                                                                                          | Max                | Unit |
|------------------------------------|------------------------------------------------------|----------------------------------------------------------------------------------------------|--------------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 2.0                                                                                          | 6.0                | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0                                                                                            | V <sub>CC</sub>    | V    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | −55                                                                                          | +125               | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time<br>(Figure 2)               | V <sub>CC</sub> = 2.0 V<br>0<br>V <sub>CC</sub> = 4.5 V<br>0<br>V <sub>CC</sub> = 6.0 V<br>0 | 1000<br>500<br>400 | ns   |

# MC74HC377A

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions                                                                                | V <sub>CC</sub><br>V | Guaranteed Limit |              |            | Unit |
|-----------------|------------------------------------------------|------------------------------------------------------------------------------------------------|----------------------|------------------|--------------|------------|------|
|                 |                                                |                                                                                                |                      | -55 to<br>25°C   | ≤ 85°C       | ≤ 125°C    |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               | V <sub>out</sub> = V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA                      | 2.0                  | 1.5              | 1.5          | 1.5        | V    |
|                 |                                                |                                                                                                | 3.0                  | 2.1              | 2.1          | 2.1        |      |
|                 |                                                |                                                                                                | 4.5                  | 3.15             | 3.15         | 3.15       |      |
|                 |                                                |                                                                                                | 6.0                  | 4.2              | 4.2          | 4.2        |      |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage                | V <sub>out</sub> = 0.1 V<br> I <sub>out</sub>   ≤ 20 μA                                        | 2.0                  | 0.5              | 0.5          | 0.5        | V    |
|                 |                                                |                                                                                                | 3.0                  | 0.9              | 0.9          | 0.9        |      |
|                 |                                                |                                                                                                | 4.5                  | 1.35             | 1.35         | 1.35       |      |
|                 |                                                |                                                                                                | 6.0                  | 1.8              | 1.8          | 1.8        |      |
| V <sub>OH</sub> | Minimum High-Level Output Voltage              | V <sub>in</sub> = V <sub>IH</sub><br> I <sub>out</sub>   ≤ 20 μA                               | 2.0                  | 1.9              | 1.9          | 1.9        | V    |
|                 |                                                |                                                                                                | 4.5                  | 4.4              | 4.4          | 4.4        |      |
|                 |                                                |                                                                                                | 6.0                  | 5.9              | 5.9          | 5.9        |      |
|                 |                                                | V <sub>in</sub> = V <sub>IH</sub>  I <sub>out</sub>   ≤ 4.0 mA<br> I <sub>out</sub>   ≤ 5.2 mA | 4.5<br>6.0           | 3.98<br>5.48     | 3.84<br>5.34 | 3.7<br>5.2 |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA                               | 2.0                  | 0.1              | 0.1          | 0.1        | V    |
|                 |                                                |                                                                                                | 4.5                  | 0.1              | 0.1          | 0.1        |      |
|                 |                                                |                                                                                                | 6.0                  | 0.1              | 0.1          | 0.1        |      |
|                 |                                                | V <sub>in</sub> = V <sub>IL</sub>  I <sub>out</sub>   ≤ 4.0 mA<br> I <sub>out</sub>   ≤ 5.2 mA | 4.5<br>6.0           | 0.26<br>0.26     | 0.33<br>0.33 | 0.4<br>0.4 |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND                                                       | 6.0                  | ±0.1             | ±1.0         | ±1.0       | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA                            | 6.0                  | 4.0              | 40           | 160        | μA   |

# MC74HC377A

## AC Electrical Characteristics ( $C_L = 50$ pF, Input $t_r, t_f = 6.0$ ns)

| Symbol             | Parameter                                      | Test Conditions | $V_{CC}$ (V) | Guaranteed Limits |        |         | Unit |
|--------------------|------------------------------------------------|-----------------|--------------|-------------------|--------|---------|------|
|                    |                                                |                 |              | -55°C to 25°      | ≤ 85°C | ≤ 125°C |      |
| $t_{PHL}, t_{PLH}$ | Maximum Propagation Delay Clock to Qn          | Figures 2, 4    | 2.0          | 160               | 200    | 240     | ns   |
|                    |                                                |                 | 4.5          | 32                | 40     | 48      |      |
|                    |                                                |                 | 6.0          | 27                | 34     | 41      |      |
| $t_{THL}, t_{TLH}$ | Maximum Output Transition Time                 | Figures 2, 4    | 2.0          | 75                | 95     | 110     | ns   |
|                    |                                                |                 | 4.5          | 15                | 19     | 22      |      |
|                    |                                                |                 | 6.0          | 13                | 16     | 19      |      |
| $t_W$              | Minimum Clock Pulse Width High or Low          | Figure 2        | 2.0          | 80                | 100    | 120     | ns   |
|                    |                                                |                 | 4.5          | 16                | 20     | 24      |      |
|                    |                                                |                 | 6.0          | 4                 | 17     | 20      |      |
| $t_{su}$           | Minimum Set-up Time $D_n$ to Clock             | Figure 3        | 2.0          | 60                | 75     | 90      | ns   |
|                    |                                                |                 | 4.5          | 12                | 15     | 18      |      |
|                    |                                                |                 | 6.0          | 10                | 13     | 15      |      |
| $t_{su}$           | Minimum Set-up Time Enable to Clock            | Figure 3        | 2.0          | 60                | 75     | 90      | ns   |
|                    |                                                |                 | 4.5          | 12                | 15     | 18      |      |
|                    |                                                |                 | 6.0          | 10                | 13     | 15      |      |
| $t_h$              | Minimum Hold Time $D_n$ to Clock               | Figure 3        | 2.0          | 3                 | 3      | 3       | ns   |
|                    |                                                |                 | 4.5          | 3                 | 3      | 3       |      |
|                    |                                                |                 | 6.0          | 3                 | 3      | 3       |      |
| $t_h$              | Minimum Hold Time Enable to Clock              | Figure 3        | 2.0          | 4                 | 4      | 4       | ns   |
|                    |                                                |                 | 4.5          | 4                 | 4      | 4       |      |
|                    |                                                |                 | 6.0          | 4                 | 4      | 4       |      |
| $f_{max}$          | Maximum Clock Pulse Frequency (50% duty cycle) | Figures 2, 4    | 2.0          | 6                 | 5      | 4       | ns   |
|                    |                                                |                 | 4.5          | 30                | 24     | 20      |      |
|                    |                                                |                 | 6.0          | 35                | 28     | 24      |      |
| $C_{in}$           | Maximum Input Capacitance                      |                 | –            | 10                | 10     | 10      | pF   |

|                      |                               |                                  |    |
|----------------------|-------------------------------|----------------------------------|----|
| $C_{PD}$<br>(Note 1) |                               | Typical @ 25°C, $V_{CC} = 5.0$ V | pF |
|                      | Power Dissipation Capacitance | 35                               |    |

1.  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  
 $I_{CC(operating)} \approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $N_{SW}$  = total number of outputs switching and  $f_{IN}$  = switching frequency.

# MC74HC377A

## SWITCHING WAVEFORMS




Figure 2.





Figure 3.



\*Includes all probe and jig capacitance

Figure 4. Test Circuit





Figure 5. Expanded Logic Diagram

# MC74HC377A

## PACKAGE DIMENSIONS

**SOIC-20**  
**DW SUFFIX**  
CASE 751D-05  
ISSUE G



### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       |
|-----|-------------|-------|
|     | MIN         | MAX   |
| A   | 2.35        | 2.65  |
| A1  | 0.10        | 0.25  |
| B   | 0.35        | 0.49  |
| C   | 0.23        | 0.32  |
| D   | 12.65       | 12.95 |
| E   | 7.40        | 7.60  |
| e   | 1.27 BSC    |       |
| H   | 10.05       | 10.55 |
| h   | 0.25        | 0.75  |
| L   | 0.50        | 0.90  |
| θ   | 0°          | 7°    |





ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local  
Sales Representative