MC68L11A8

Supplement to Technical Data

Low Voltage Devices

The MC68L11A8 is an extended-voltage version of the MC68HC11A8 microcontroller that can operate in applications that require supply voltages as low as 3.0 Volts. Operation of the MC68L11A8 is identical to that of the MC68HC11A8 in all aspects other than electrical parameters.

This document provides MC68L11A8 electrical characteristics. It is a supplement to Appendix A of the *MC68HC11A8 Technical Data* (MC68HC11A8/D). Refer to the data book for technical information regarding use and operation of the microcontroller. The extended-range electrical characteristics in this supplement will be incorporated into the data book in a subsequent revision.

Features

- · Suitable for Battery-Powered Portable and Hand-Held Applications
- · Excellent for use in Devices such as Remote Sensors and Actuators
- · Reduced RF Noise
- · Operating Performance is Same at 5V and 3V

Ordering Information

Package	Temperature	Frequency	Features	MC Order Number
52-Pin PLCC	0° to + 70° C	2 MHz	Custom ROM	MC68L11A8FN2
		Custom ROM, No EEPR	Custom ROM, No EEPROM	MC68L11A7FN2
			No ROM	MC68L11A1FN2
			No ROM, No EEPROM	MC68L11A0FN2
64-Pin QFP	0° to + 70° C	2 MHz	Custom ROM	MC68L11A8FU2
			Custom ROM, No EEPROM	MC68L11A7FU2
			No ROM	MC68L11A1FU2
			No ROM, No EEPROM	MC68L11A0FU2



This document contains information on a new product. Specifications and information herein are subject to change without notice.

SUPPLEMENT TO APPENDIX A ELECTRICAL CHARACTERISTICS: LOW VOLTAGE DEVICES

Table A-1a. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	- 0.3 to + 7.0	٧
Input Voltage	V _{in}	- 0.3 to + 7.0	٧
Operating Temperature Range MC68L11A8	TA	T _L to T _H - 20 to + 70	℃
Storage Temperature Range	T _{stg}	- 55 to + 150	&
Current Drain per Pin* Excluding V _{DD} , V _{SS} , AV _{DD} , V _{RH} , and V _{RL}	ID	25	mA

^{*}One pin at a time, observing maximum power dissipation limits.

Internal circuitry protects the inputs against damage caused by high static voltages or electric fields; however, normal precautions are necessary to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Extended operation at the maximum ratings can adversely affect device reliability. Tying unused inputs to an appropriate logic voltage level (either GND or V_{DD}) enhances reliability of operation.

Table A-2a. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Average Junction Temperature	TJ	T _A + (P _D x ⊖ _{JA})	~
Ambient Temperature	TA	User-determined	~℃
Package Thermal Resistance (Junction-to-Ambient) 52-Pin Plastic Leaded Chip Carrier (PLCC) 64-Pin Quad Flat Pack (QFP)	ӨДА	50 85	°C/W
Total Power Dissipation (Note 1)	PD	P _{INT} + P _{I/O} K / (T _J + 273°C)	W
Device Internal Power Dissipation	P _{INT}	I _{DD} x V _{DD}	W
I/O Pin Power Dissipation (Note 2)	P _{I/O}	User-determined	W
A Constant (Note 3)	К	P _D x (T _A + 273°C) + Θ _{JA} x P _D ²	W ⋅ °C

- 1. This is an approximate value, neglecting PI/O.
- 2. For most applications $P_{I/O} \propto P_{INT}$ and can be neglected.
- 3. K is a constant pertaining to the device. Solve for K with a known T_A and a measured P_D (at equilibrium). Use this value of K to solve for P_D and T_J iteratively for any value of T_A .

Table A-3a. DC Electrical Characteristics

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H , unless otherwise noted


Characteristic	Symbol	Min	Max	Unit
Output Voltage (Note 1) All Outputs except XTAL All Outputs Except XTAL, RESET, and MODA $I_{Load} = \pm 10.0 \ \mu A$	V _{OL} V _{OH}	V _{DD} – 0.1	0.1 —	V V
Output High Voltage (Note 1) All Outputs Except XTAL, RESET, and MODA $I_{Load} = -0.5$ mA, $V_{DD} = 3.0$ V $I_{Load} = -0.8$ mA, $V_{DD} = 4.5$ V	V _{OH}	V _{DD} – 0.8	_	V
Output Low Voltage All Outputs Except XTAL I_{Load} = 1.6 mA, V_{DD} = 5.0 V I_{Load} = 1.0 mA, V_{DD} = 3.0 V	V _{OL}	_	0.4	V
Input High Voltage All Inputs Except RESET RESET	V _{IH}	0.7 x V _{DD} 0.8 x V _{DD}	V _{DD} + 0.3 V _{DD} + 0.3	V V
Input Low Voltage All Inputs	V _{IL}	V _{SS} - 0.3	0.2 x V _{DD}	٧
$\begin{tabular}{ll} I/O Ports, Three-State Leakage & PA7, PC[7:0], \\ V_{in} = V_{IH} \mbox{ or } V_{IL} & PD[5:0], \mbox{ AS/STRA,} \\ \hline \mbox{MODA/LIR, $RESET$} \\ \end{tabular}$	loz		±10	μА
Input Leakage Current (Note 2) $V_{in} = V_{DD} \text{ or } V_{SS} $ $V_{in} = V_{DD} \text{ or } V_{SS} $ $V_{DD} \text{ or } V_{SS} $ $V_{DD} \text{ or } V_{SS} $ $V_{DD} \text{ or } V_{SS} $	lin	_	±1 ±10	μ Α μ Α
RAM Standby Voltage Power down	V _{SB}	2.0	V_{DD}	٧
RAM Standby Current Power down	ISB		10	μΑ
Input Capacitance PA[2:0], PE[7:0], IRQ, XIRQ, EXTAL PA7, PC[7:0], PD[5:0], AS/STRA, MODA/LIR, RESET	C _{in}	_	8 12	pF pF
Output Load Capacitance All Outputs Except PD[4:1] PD[4:1]	G.		90 100	pF pF


Characteristic		Symbol	1 MHz	2 MHz	Unit
Maximum Total Supply Current (Note 3)					
RUN:		IDD			
Single-Chip Mode	$V_{DD} = 5.5 \text{ V}$		8	15	mA
	$V_{DD} = 3.0 \text{ V}$		4	8	mA
Expanded Multiplexed Mode	$V_{DD} = 5.5 \text{ V}$		14	8 27	mA
	$V_{DD} = 3.0 \text{ V}$		7	14	mA
WAIT: (All Peripheral Functions Shu		WIDD			
Single-Chip Mode	$V_{DD} = 5.5 \text{ V}$		3	6	mA
	$V_{DD} = 3.0 \text{ V}$		1.5	6 3	mA
Expanded Multiplexed Mode	$V_{DD} = 5.5 \text{ V}$		5	10 5	mA
	$V_{DD} = 3.0 \text{ V}$		2.5	5	mA
STOP:		SIDD			
Single-Chip Mode, No Clocks	$V_{DD} = 5.5 \text{ V}$	1.55	50	50	μА
Gingle Cimp mass, the second	$V_{DD} = 3.0 \text{ V}$		25	25	μA
Maximum Power Dissipation		P _D			
Single-Chip Mode	$V_{DD} = 5.5 \text{ V}$		44	85	mW
	$V_{DD} = 3.0 \text{ V}$		12	24	mW
Expanded Multiplexed Mode	$V_{DD} = 5.5 \text{ V}$		77	150	mW
	$V_{DD} = 3.0 \text{ V}$		21	42	mW

NOTES:

- V_{OH} specification for RESET and MODA is not applicable because they are open-drain pins. V_{OH} specification not applicable to ports C and D in wired-OR mode.
- 2. Refer to A/D specification for leakage current for port E.
- 3. EXTAL is driven with a square wave, and t_{cyc} = 1000 ns for 1 MHz rating; t_{cyc} = 500 ns for 2 MHz rating; $V_{IL} \le 0.2 \text{ V}$; $V_{IH} \ge V_{DD} 0.2 \text{ V}$; No dc loads.

Go to: www.freescale.com





- 1. Full test loads are applied during all DC electrical tests and AC timing measurements.
- 2. During AC timing measurements, inputs are driven to 0.4 volts and V_{DD} 0.8 volts while timing measurements are taken at the 20% and 70% of V_{DD} points.

Figure A-1. Test Methods


Table A-4a. Control Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H

Characteristic	Symbol	1.0	MHz	2.0	MHz	Unit
		Min	Max	Min	Max	
Frequency of Operation	fo	dc	1.0	dc	2.0	MHz
E-Clock Period	tcyc	1000	_	500	_	ns
Crystal Frequency	fXTAL	_	4.0	_	8.0	MHz
External Oscillator Frequency	4 f _o	dc	4.0	dc	8.0	MHz
Processor Control SetupTime tpCSU = 1/4 t _{cyc} + 75 ns	tpcsu	325	_	200		ns
Reset Input Pulse Width To Guarantee External Reset Vector Minimum Input Time (Can Be Preempted by Internal Reset)	PWRSTL	8		8	_	t _{cyc}
Mode Programming Setup Time	t _{MPS}	2	_	2	_	t _{cyc}
Mode Programming Hold Time	tMPH	10		10	_	ns
Interrupt Pulse Width, IRQ Edge-Sensitive Mode PW _{IRQ} = t _{cyc} + 20 ns	PWIRQ	1020	_	520	_	ns
Wait Recovery Startup Time	twrs	_	4		4	t _{cyc}
Timer Pulse Width, Input Capture Pulse Accumulator Input PW _{TIM} = t _{Cyc} + 20 ns	PW _{TIM}	1020		520	_	ns

NOTES:

- RESET is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the pin level two cycles later to determine the source of the interrupt. Refer to SECTION 5 RESETS AND INTERRUPTS for further detail.
- 2. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless otherwise noted.



NOTES:

- 1. Rising edge sensitive input
- 2. Falling edge sensitive input
- 3. Maximum pulse accumulator clocking rate is E-clock frequency divided by 2.

Figure A-2. Timer Inputs

Go to: www.freescale.com




Figure A-3. POR External Reset Timing Diagram

MC68L11A8 TECHNICAL DATA SUPPLEMENT TO APPENDIX A

ELECTRICAL CHARACTERISTICS
For More Information On This Product,
Go to: www.freescale.com

MOTOROLA A-5





Figure A-4. STOP Recovery Timing Diagram

MOTOROLA A-6

SUPPLEMENT TO APPENDIX A
ELECTRICAL CHARACTERISTICS
For More Information On This Product,
Go to: www.freescale.com

MC68L11A8 TECHNICAL DATA

XIRQ with X bit in CCR = 1.
IRQ or (XIRQ with X bit in CCR = 0).



NOTE: RESET also causes recovery from WAIT.

Figure A-5. WAIT Recovery from Interrupt Timing Diagram




Figure A-6. Interrupt Timing Diagram

NOTES: 1. Edge sensitive $\overline{\text{IRQ}}$ pin (IRQE bit = 1) 2. Level sensitive $\overline{\text{IRQ}}$ pin (IRQE bit = 0)

Table A-5a. Peripheral Port Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H

Characteristic	Symbol	1.0 MHz		2.0 MHz		Unit
		Min	Max	Min	Max	
Frequency of Operation (E-Clock Frequency)	fo	dc	1.0	dc	2.0	MHz
E-Clock Period	t _{cyc}	1000	_	500	_	ns
Peripheral Data Setup Time MCU Read of Ports A, C, D, and E	tpdsu	100	_	100		ns
Peripheral Data Hold Time MCU Read of Ports A, C, D, and E	tpDH	50	-	50	_	ns
Delay Time, Peripheral Data Write	tpWD					
MCU Write to Port A MCU Writes to Ports B, C, and D $t_{PWD} = 1/4 t_{cyc} + 150 \text{ ns}$		_	250 400	_	250 275	ns ns
Input Data Setup Time (Port C)	t _{IS}	60	_	60		ns
Input Data Hold Time (Port C)	tıH	100	_	100	_	ns
Delay Time, E Fall to STRB t _{DEB} = 1/4 t _{cyc} + 150 ns	†DEB	_	400	-	275	ns
Setup Time, STRA Asserted to E Fall (Note 1)	†AES	0	_	0	_	ns
Delay Time, STRA Asserted to Port C Data Output Valid	tPCD		100		100	ns
Hold Time, STRA Negated to Port C Data	t _{PCH}	10	_	10		ns
Three-State Hold Time	tPCZ	_	150		150	ns

- 1. If this setup time is met, STRB acknowledges in the next cycle. If it is not met, the response may be delayed one more cycle.
- 2. Port C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers respectively).
- 3. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless otherwise noted.




Figure A-7. Port Write Timing Diagram




Figure A-8. Port Read Timing Diagram




Figure A-9. Simple Output Strobe Timing Diagram






Figure A-10. Simple Input Strobe Timing Diagram




- 1. After reading PIOC with STAF set
- 2. Figure shows rising edge STRA (EGA = 1) and high true STRB (INVB = 1).

Figure A-11. Port C Input Handshake Timing Diagram



- NOTES:
 - 1. After reading PIOC with STAF set
 - 2. Figure shows rising edge STRA (EGA = 1) and high true STRB (INVB = 1).

Figure A-12. Port C Output Handshake Timing Diagram



- 1. After reading PIOC with STAF set
- 2. Figure shows rising edge STRA (EGA = 1) and high true STRB (INVB = 1).

Figure A-13. Three-State Variation of Output Handshake Timing Diagram (STRA Enables Output Buffer)

Table A-6a. Analog-To-Digital Converter Characteristics

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_{H_u} 750 kHz \leq E \leq 2.0 MHz, unless otherwise noted

Characteristic	Parameter	Min	Absolute	Max	Unit
Resolution	Number of Bits Resolved by A/D Converter	_	8		Bits
Non-Linearity	Maximum Deviation from the Ideal A/D Transfer Characteristics	_		±1	LSB
Zero Error	Difference Between the Output of an Ideal and an Actual for Zero Input Voltage			±1	LSB
Full Scale Error	Difference Between the Output of an Ideal and an Actual A/D for Full-Scale Input Voltage			±1	LSB
Total Unadjusted Error	Maximum Sum of Non-Linearity, Zero Error, and Full-Scale Error			± 1 1/2	LSB
Quantization Error	Uncertainty Because of Converter Resolution			± 1/2	LSB
Absolute Accuracy	Difference Between the Actual Input Voltage and the Full-Scale Weighted Equivalent of the Binary Output Code, All Error Sources Included		_	±2	LSB
Conversion Range	Analog Input Voltage Range	V _{RL}		VRH	٧
V _{RH}	Maximum Analog Reference Voltage	V _{RL}	_	V _{DD} + 0.1	٧
V _{RL}	Minimum Analog Reference Voltage	V _{SS} -0.1		V _{RH}	٧
ΔVR	Minimum Difference between V _{RH} and V _{RL}	3.0	_	_	٧
Conversion Time	Total Time to Perform a Single Analog-to-Digital Conversion:				
	E Clock	_	32	_	t _{cyc}
	Internal RC Oscillator	_	_	t _{cyc} + 32	μs
Monotonicity	Conversion Result Never Decreases with an Increase in Input Voltage and has no Missing Codes		Guaranteed		
Zero Input Reading	Conversion Result when $V_{in} = V_{RL}$	00		_	Hex
Full Scale Reading	Conversion Result when $V_{in} = V_{RH}$		_	FF	Hex
Sample	Analog Input Acquisition Sampling Time:				
Acquisition Time	E Clock		12		t _{cyc}
	Internal RC Oscillator			12	μs
Sample/Hold Capacitance	Input Capacitance During Sample PE[7:0]	_	20 (Typ)	_	рF
Input Leakage	Input Leakage on A/D Pins PE[7:0]	_	_	400	nA
	V _{RL} , V _{RH}			1.0	μΑ

NOTES:

1. Source impedances greater than 10 $k\Omega$ affect accuracy adversely because of input leakage.

Table A-7a. Expansion Bus Timing

 $V_{DD} = 3.0 \text{ Vdc}$ to 5.5 Vdc, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H

Num	Characteristic		Symbol	1.0	MHz	2.0 MHz		Unit
				Min	Max	Min	Max	
	Frequency of Operation (E-Clock Frequency	·)	fo	dc	1.0	dc	2.0	MHz
1	Cycle Time		t _{cyc}	1000	_	500	_	ns
2	Pulse Width, E Low PW _{EL} = 1/2 t _{cyc} - 25 ns		PW _{EL}	475	_	225	_	ns
3	Pulse Width, E High PW _{EH} = 1/2 t _{cyc} – 30 ns		PWEH	470		220		ns
4A 4B	E and AS Rise Time E and AS Fall Time		t _r		25 25	_	25 25	ns ns
9	Address Hold Time t _{AH} = 1/8 t _{cyc} - 30 ns	(Note 1a)	^t AH	95		33		ns
12	Non-Muxed Address Valid Time to E Rise t _{AV} = PW _{EL} - (t _{ASD} + 80 ns)	(Note 1a)	t _{AV}	275	_	88		ns
17	Read Data Setup Time		tDSR	30	_	30		ns
18	Read Data Hold Time (Max = t _{MAD})		tDHR	0	150	0	88	ns
19	Write Data Delay Time t _{DDW} = 1/8 t _{cyc} + 70 ns	(Note 1a)	tDDW		195		133	ns
21	Write Data Hold Time t _{DHW} = 1/8 t _{cyc} - 30 ns	(Note 1a)	^t DHW	95		33		ns
22	Muxed Address Valid Time to E Rise $t_{AVM} = PW_{EL} - (t_{ASD} + 90 \text{ ns})$	(Note 1a)	[†] AVM	265	-	78		ns
24	Muxed Address Valid Time to AS Fall $t_{ASL} = PW_{ASH} - 70 \text{ ns}$		^t asl	150	_	25		ns
25	Muxed Address Hold Time t _{AHL} = 1/8 t _{cyc} - 30 ns	(Note 1b)	^t AHL	95	1	33		ns
26	Delay Time, E to AS Rise t _{ASD} = 1/8 t _{cyc} - 5 ns	(Note 1a)	^t asd	120	_	58		ns
27	Pulse Width, AS High PW _{ASH} = 1/4 t _{cyc} - 30 ns		PWASH	220	_	95	_	ns
28	Delay Time, AS to E Rise t _{ASED} = 1/8 t _{cyc} - 5 ns	(Note 1b)	^t ASED	120		58	_	ns
29	MPU Address Access Time tACCA = t _{cyc} - (PW _{EL} -t _{AVM}) - t _{DSR} -t _f	(Note 1a)	†ACCA	735		298	_	ns
35	MPU Access Time tacce = PWeh - tosa		†ACCE		440		190	ns
36	Muxed Address Delay (Previous Cycle MPU Read) t _{MAD} = t _{ASD} + 30 ns	(Note 1a)	tMAD	150		88	_	ns

NOTES:


- (a) $(1-DC) \times 1/4 t_{cyc}$
- (b) DC \times 1/4 t_{cvc}

Where:

DC is the decimal value of duty cycle percentage (high time).

2. All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless otherwise noted.

^{1.} Input clocks with duty cycles other than 50% affect bus performance. Timing parameters affected by input clock duty cycle are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of $1/8 t_{cyc}$ in the above formulas, where applicable:



NOTE: Measurement points shown are 20% and 70% of $\mathrm{V}_{\mathrm{DD}}.$

Figure A-14. Multiplexed Expansion Bus Timing Diagram

Table A-8a. Serial Peripheral Interface Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H


Num	Characteristic	Symbol	1.0	MHz	2.0	MHz	Unit
		}	Min	Max	Min	Max	
	Operating Frequency Master Slave	f _{op(m)} f _{op(s)}	dc dc	0.5 1.0	dc dc	0.5 2.0	f _{op} MHz
1	Cycle Time Master Slave	tcyc(m)	2.0 1000	_	2.0 500	_	^t cyc ns
2	Enable Lead Time Master (Note 2) Slave	t _{lead(m)}	 500	_	 250	_	ns ns
3	Enable Lag Time Master (Note 2) Slave	tlag(m)	 500	_	 250	_	ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	680 380	_	340 190	_	ns ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	680 380	_	340 190	. —	ns ns
6	Data Setup Time (Inputs) Master Slave	t _{su(m)} t _{su(s)}	100 100	_	100 100	_	ns ns
7	Data Hold Time (Inputs) Master Slave	th(m) th(s)	100 100	_	100 100		ns ns
8	Access Time (Time to Data Active from High-Imp. State) Slave	ta	0	120	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	^t dis	_	240	_	240	ns
10	Data Valid (After Enable Edge) (Note 3)	t _{v(s)}	_	240		240	ns
11	Data Hold Time (Outputs) (After Enable Edge)	tho	0	T —	0	_	ns
12	Rise Time (20% V _{DD} to 70% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t _{rm}		100 2.0	_	100 2.0	ns µs
13	Fall Time (70% V _{DD} to 20% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO)_ SPI Inputs (SCK, MOSI, MISO, and SS)	t _{ím}	_	100 2.0	_	100 2.0	ns μs

NOTES:

MOTOROLA


A-16

- 1. All timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD},$ unless otherwise noted.
- 2. Signal production depends on software.
- 3. Assumes 100 pF load on all SPI pins.



NOTE: This first clock edge is generated internally but is not seen at the SCK pin.


a) SPI Master Timing (CPHA = 0)



NOTE: This last clock edge is generated internally but is not seen at the SCK pin.


b) SPI Master Timing (CPHA = 1)

Figure A-15. SPI Timing Diagram (1 of 2)



NOTE: Not defined but normally MSB of character just received.

a) SPI Slave Timing (CPHA = 0)



NOTE: Not defined but normally LSB of character previously transmitted.

b) SPI Slave Timing (CPHA = 1)

Figure A-15. SPI Timing Diagram (2 of 2)

Table A-9a. EEPROM Characteristics

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H

Charac	Characteristic Temperature – 20 to 70°		Unit
Programming Time (Note 1)	3 V, E \leq 2.0 MHz, RCO Enabled 5 V, E \leq 2.0 MHz, RCO Enabled	, 25 10	ms ms
Erase Time (Byte, Row and Bulk) (Note 1)	3 V, E \leq 2.0 MHz, RCO Enabled 5 V, E \leq 2.0 MHz, RCO Enabled	25 10	ms ms
Write/Erase Endurance (Note 2)		10,000	Cycles
Data Retention (Note 2)		10	Years

- The RC oscillator (RCO) must be enabled (by setting the CSEL bit in the OPTION register) for EEPROM
 programming and erasure.
- 2. Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370

1300 N. Alma School Road

Chandler, Arizona 85224

(800) 521-6274

480-768-2130

support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku

Tokyo 153-0064, Japan

0120 191014

+81 2666 8080

support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.

Technical Information Center

2 Dai King Street

Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong

+800 2666 8080

support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor

Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217

(800) 441-2447

303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

