## High Speed, High Gain Bipolar NPN Transistor with Antisaturation Network and Transient Voltage Suppression Capability

The BUD42D is a state-of-the-art bipolar transistor. Tight dynamic characteristics and lot to lot minimum spread make it ideally suitable for light ballast applications.

#### Main Features:

- Free Wheeling Diode Built In
- Flat DC Current Gain
- Fast Switching Times and Tight Distribution
- "6 Sigma" Process Providing Tight and Reproducible Parameter Spreads
- Epoxy Meets UL94, VO @ 1/8"
- ESD Ratings: Machine Model, C; >400 V Human Body Model, 3B; >8000 V

#### **Two Versions:**

- BUD42D-1: Case 369D for Insertion Mode
- BUD42D, BUD42DT4: Case 369C for Surface Mount Mode

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Sustaining Voltage	$V_{CEO}$	350	Vdc
Collector-Base Breakdown Voltage	$V_{CBO}$	650	Vdc
Collector-Emitter Breakdown Voltage	V <sub>CES</sub>	650	Vdc
Emitter-Base Voltage	$V_{EBO}$	9	Vdc
Collector Current – Continuous – Peak (Note 1)	I <sub>C</sub> I <sub>CM</sub>	4.0 8.0	Adc
Base Current – Continuous – Peak (Note 1)	I <sub>B</sub> I <sub>BM</sub>	1.0 2.0	Adc
*Total Device Dissipation @ T <sub>C</sub> = 25°C  *Derate above 25°C	P <sub>D</sub>	25 0.2	Watt W/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

#### **TYPICAL GAIN**

Typical Gain @ I <sub>C</sub> = 1 A, V <sub>CE</sub> = 2 V	h <sub>FE</sub>	13	_
Typical Gain @ $I_C = 0.3 \text{ A}$ , $V_{CE} = 1 \text{ V}$	$h_{FE}$	16	_

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance – Junction–to–Case	$R_{\theta JC}$	5.0	°C/W
Thermal Resistance – Junction–to–Ambient	$R_{\theta JA}$	71.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 seconds	T <sub>L</sub>	260	°C


<sup>1.</sup> Pulse Test: Pulse Width = 5.0 ms, Duty Cycle = 10%



#### ON Semiconductor®

http://onsemi.com

# 4 AMPERES 650 VOLTS 25 WATTS POWER TRANSISTOR



#### **MARKING DIAGRAMS**




DPAK CASE 369C Style 1



DPAK
CASE 369D
Style 1

Y = Year WW = Work Week BUD43D = Device Code



BU 042D

Base Collector Emmitter

ORDERING INFORMATION

Device	Package	Shipping
BUD42D	DPAK	75 Units/Rail
BUD42D-1	DPAK Straight Lead	75 Units/Rail
BUD42DT4	DPAK	2500 Tape & Reel

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic				Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Collector–Emitter Sustaini (I <sub>C</sub> = 100 mA, L = 25 ml	V <sub>CEO(sus)</sub>	350	430	_	Vdc			
Collector–Base Breakdow (I <sub>CBO</sub> = 1 mA)	n Voltage			V <sub>CBO</sub>	650	780	_	Vdc
Emitter–Base Breakdown (I <sub>EBO</sub> = 1 mA)	Voltage			V <sub>EBO</sub>	9.0	12	_	Vdc
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , I <sub>B</sub> :	= 0)		@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C	I <sub>CEO</sub>	- -	-	100 200	μAdc
Collector Cutoff Current $@ T_C = 25^{\circ}C$ $(V_{CE} = Rated V_{CES}, V_{EB} = 0)$ $@ T_C = 125^{\circ}C$				I <sub>CES</sub>	-	-	10 200	μAdc
Emitter–Cutoff Current (V <sub>EB</sub> = 9 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	_	100	μAdc			
ON CHARACTERISTICS								
Base–Emitter Saturation \ $(I_C = 1 \text{ Adc}, I_B = 0.2 \text{ Add})$	J			V <sub>BE(sat)</sub>	-	0.85	1.2	Vdc
Collector–Emitter Saturati (I <sub>C</sub> = 2 Adc, I <sub>B</sub> = 0.5 Add	. •			V <sub>CE(sat)</sub>	-	0.2	1.0	Vdc
DC Current Gain $(I_C = 1 \text{ Adc, } V_{CE} = 2 \text{ Vdc})$ $(I_C = 2 \text{ Adc, } V_{CE} = 5 \text{ Vdc})$				h <sub>FE</sub>	8.0 10	13 12	1 1	-
DIODE CHARACTERISTIC	s							
Forward Diode Voltage (I <sub>EC</sub> = 1.0 Adc)				V <sub>EC</sub>	-	0.9	1.5	V
SWITCHING CHARACTER	ISTICS: Resistive L	oad (D.C.≤	10%, Pulse Width	= 40 μs)				
Turn–Off Time $(I_C = 1.2 \text{ Adc}, I_{B1} = 0.4 \text{ Adc})$	A, I <sub>B2</sub> = 0.1 A, V <sub>CC</sub> =	: 300 V)		T <sub>off</sub>	4.6	-	6.55	μs
Fall Time $(I_C = 2.5 \text{ Adc}, I_{B1} = I_{B2} = 0.5 \text{ A}, V_{CC} = 150 \text{ V}, V_{BE} = -2 \text{ V})$				T <sub>f</sub>	_	_	0.8	μs
DYNAMIC SATURATION V	OLTAGE							
Dynamic Saturation Voltage: Determined 1 µs and 3 µs respectively after rising I <sub>B1</sub> reaches 90% of final I <sub>B1</sub>	I <sub>C</sub> = 400 mA I <sub>B1</sub> = 40 mA	@ 1 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C	V <sub>CE(dsat)</sub>	- -	2.8 3.2	- -	V
		@ 3 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C		- -	0.75 1.3	<u> </u>	
	I <sub>C</sub> = 1 A	@ 1 μs	@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C		- -	2.1 4.7	<u> </u>	
	I <sub>B1</sub> = 200 mA V <sub>CC</sub> = 300 V @ 3 μs		@ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 125°C	1	-	0.35 0.6	- -	

#### TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain @  $V_{CE} = 1 V$ 




Figure 2. DC Current Gain @ V<sub>CE</sub> = 5 V




Figure 3. Collector Saturation Region




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector-Emitter Saturation Voltage




Figure 6. Collector-Emitter Saturation Voltage

#### TYPICAL STATIC CHARACTERISTICS




Figure 7. Base-Emitter Saturation Region




Figure 8. Base-Emitter Saturation Region




Figure 9. Base-Emitter Saturation Region





Figure 10. Forward Diode Voltage

#### TYPICAL SWITCHING CHARACTERISTICS


900



800 I<sub>CER</sub> = 10 mA 700 BVCER (VOLTS) 600 500 I<sub>CER</sub> = 100 mA I<sub>C</sub> = 25 mH 400  $T_C = 25^{\circ}C$ 300 10 100 1000 10000  $R_{BE}(\Omega)$ 

Figure 11. Capacitance

Figure 12.  $B_{VCER} = f(R_{BE})$ 







Figure 13. Resistive Switching, ton

Figure 14. Resistive Switching, toff






Figure 15. Inductive Storage Time,  $t_{si}$  @  $h_{FE}$  = 5

Figure 16. Inductive Storage Time,  $t_{si} @ h_{FE} = 10$ 

#### TYPICAL SWITCHING CHARACTERISTICS




Figure 17. Inductive Fall and Cross Over Time,  $t_{fi}$  and  $t_{c}$  @  $h_{FE}$  = 5




Figure 18. Inductive Fall Time,  $t_{fi} @ h_{FE} = 10$ 




Figure 19. Inductive Cross Over Time,  $t_{\rm C}$  @  $h_{\rm FE}$  = 10




Figure 20. Inductive Storage Time, t<sub>si</sub>




Figure 21. Inductive Fall Time, tf




Figure 22. Inductive Cross Over Time, tc

#### TYPICAL SWITCHING CHARACTERISTICS




Figure 23. Inductive Storage Time, t<sub>si</sub>




Figure 24. Forward Recovery Time, tfr




Figure 25. Dynamic Saturation Voltage Measurements





Figure 26. Inductive Switching Measurements

#### TYPICAL SWITCHING CHARACTERISTICS

**Table 1. Inductive Load Switching Drive Circuit** 






Figure 27. tfr Measurement

#### **MAXIMUM RATINGS**




Figure 28. Forward Bias Safe Operating Area

Figure 29. Reverse Bias Safe Operating Area




Figure 30. Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$ – $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 28 is based on  $T_C$  = 25°C;  $T_{j(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C$  > 25°C. Second Breakdown limitations do not derate like thermal limitations. Allowable current at the voltages shown on

Figure 28 may be found at any case temperature by using the appropriate curve on Figure 30.

 $T_{j(pk)}$  may be calculated from the data in Figure 31. At any case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. For inductive loads, high voltage and current must be sustained simultaneously during turn—off with the base to emitter junction reverse biased. The safe level is specified as reverse biased safe operating area (Figure 29). This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.





Figure 31. Thermal Response

#### Minimum Pad Sizes Recommended for Surface Mounted Applications



#### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 32 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 32. Typical Solder Heating Profile

#### **PACKAGE DIMENSIONS**


**DPAK** CASE 369C-01 ISSUE O




	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180	BSC	4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090	BSC	2.29 BSC		
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

## STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR

#### **DPAK** CASE 369D-01 ISSUE O





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

- STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR

## **Notes**

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.