Dual TrenchPLUS logic level FET Rev. 01 — 14 May 2009

**Product data sheet** 

Integrated temperature sensors

Power distribution

Solenoid drivers

#### **Product profile** 1.

### 1.1 General description

Dual N-channel enhancement mode field-effect power transistor in SO20. Device is manufactured using NXP High-Performance (HPA) TrenchPLUS technology, featuring very low on-state resistance, integrated current sensing transistors and over temperature protection diodes.

### 1.2 Features and benefits

- Integrated current sensors
- 1.3 Applications
  - Lamp switching
  - Motor drive systems

### 1.4 Quick reference data

Table 1.	Quick reference					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics, FET1 a	nd FET2				
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 V; I_D = 5 A;$ $T_j = 25 °C; see Figure 16;$ see Figure 17	-	42.5	50	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	T <sub>j</sub> = 25 °C; V <sub>GS</sub> = 5 V; see <u>Figure 18</u>	2430	2700	2970	A/A
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$    T_j = 25 \text{ °C};  \text{V}_{\text{GS}} = 0  \text{V}; \\    I_{\text{D}} = 250  \mu\text{A} $	55	-	-	V



## 2. Pinning information

PinSymbolDescriptionSimplified outlineGraphic symbol1G1gate 12IS1current sense 13D1drain 14A1anode 15C1cathode 16G2gate 27IS2current sense 28D2drain 29A2anode 210C2cathode 211D2drain 212KS2Kelvin source 213S2source 214S2source 116D1drain 117KS1Kelvin source 118S1source 119S1source 120D1drain 1	Table 2.	Pinning	j information		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Pin	Symbol	Description	Simplified outline	Graphic symbol
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	G1	gate 1		
3D1drain 14A1anode 15C1cathode 16G2gate 27IS2current sense 28D2drain 29A2anode 210C2cathode 211D2drain 212KS2Kelvin source 213S2source 214S2source 215D2drain 117KS1Kelvin source 118S1source 119S1source 1	2	IS1	current sense 1		D1 A1 D2 A2
4A1anode 1 $5$ C1cathode 1 $6$ G2gate 2 $7$ IS2current sense 2 $8$ D2drain 2 $9$ A2anode 2 $10$ C2cathode 2 $11$ D2drain 2 $12$ KS2Kelvin source 2 $13$ S2source 2 $14$ S2source 2 $15$ D2drain 2 $16$ D1drain 1 $17$ KS1Kelvin source 1 $18$ S1source 1 $19$ S1source 1	3	D1	drain 1		FET1 FET2
5C1cathode 16G2gate 27IS2current sense 28D2drain 29A2anode 210C2cathode 211D2drain 212KS2Kelvin source 213S2source 214S2source 215D2drain 117KS1Kelvin source 118S1source 119S1source 1	4	A1	anode 1	þ	
0       02       gate 2       1       10         7       IS2       current sense 2       SOT163-1       G1       IS1 S1 KS1 C1 G2       IS2 S2 KS2 C2         9       A2       anode 2       (SO20)       G1       IS1 S1 KS1 C1 G2       IS2 S2 KS2 C2         003aaa745       003aaa745       003aaa745       003aaa745         11       D2       drain 2       003aaa745         12       KS2       Kelvin source 2       003aaa745         13       S2       source 2       003aaa745         16       D1       drain 1       11         17       KS1       Kelvin source 1       11         18       S1       source 1       11         19       S1       source 1       11	5	C1	cathode 1		
8         D2         drain 2           9         A2         anode 2           10         C2         cathode 2           11         D2         drain 2           12         KS2         Kelvin source 2           13         S2         source 2           14         S2         source 2           15         D2         drain 1           17         KS1         Kelvin source 1           18         S1         source 1           19         S1         source 1	6	G2	gate 2		
8         D2         drain 2         (SO20)         G1         IS1 S1 KS1 C1 G2         IS2 S2 KS2 C2           9         A2         anode 2	7	IS2	current sense 2	SOT163-1	
9A2anode 210C2cathode 211D2drain 212KS2Kelvin source 213S2source 214S2source 215D2drain 216D1drain 117KS1Kelvin source 118S1source 119S1source 1	8	D2	drain 2	(SO20)	
11D2drain 212KS2Kelvin source 213S2source 214S2source 215D2drain 216D1drain 117KS1Kelvin source 118S1source 119S1source 1	9	A2	anode 2		000444745
12KS2Kelvin source 213S2source 214S2source 215D2drain 216D1drain 117KS1Kelvin source 118S1source 119S1source 1	10	C2	cathode 2		
13S2source 214S2source 215D2drain 216D1drain 117KS1Kelvin source 118S1source 119S1source 1	11	D2	drain 2		
14S2source 215D2drain 216D1drain 117KS1Kelvin source 118S1source 119S1source 1	12	KS2	Kelvin source 2		
15D2drain 216D1drain 117KS1Kelvin source 118S1source 119S1source 1	13	S2	source 2		
16D1drain 117KS1Kelvin source 118S1source 119S1source 1	14	S2	source 2		
17KS1Kelvin source 118S1source 119S1source 1	15	D2	drain 2		
18S1source 119S1source 1	16	D1	drain 1		
19 S1 source 1	17	KS1	Kelvin source 1		
	18	S1	source 1		
20 D1 drain 1	19	S1	source 1		
	20	D1	drain 1		

## 3. Ordering information

#### Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK9MLL-55PLL	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1

### 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Мах	Unit
Limiting val	ues, FET1 and FET2					
V <sub>DS</sub>	drain-source voltage	25 °C < T <sub>j</sub> < 150 °C		-	55	V
V <sub>DGR</sub>	drain-gate voltage	$R_{GS}$ = 20 kΩ; 25 °C < T <sub>j</sub> < 150 °C		-	55	V
V <sub>GS</sub>	gate-source voltage			-15	15	V
I <sub>D</sub>	drain current	$T_{sp} = 25 \text{ °C}; V_{GS} = 5 \text{ V}; \text{ see } Figure 2; \text{ see } Figure 3;$	[1][2]	-	5.9	А
		$T_{sp} = 100 \text{ °C}; V_{GS} = 5 \text{ V}; \text{ see } \frac{\text{Figure 2}}{2};$	[1][2]	-	3.7	А
I <sub>DM</sub>	peak drain current	$T_{sp} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}; \text{ see } \frac{\text{Figure 3}}{10 \mu\text{s}}$		-	61.3	А
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 1</u>		-	3.3	W
T <sub>stg</sub>	storage temperature			-55	150	°C
Tj	junction temperature			-55	150	°C
Visol(FET-TSD)	FET to temperature sense diode isolation voltage			-	100	V
Source-drai	n diode, FET1 and FET2	2				
I <sub>S</sub>	source current	T <sub>sp</sub> = 25 °C;	[1][2]	-	4.7	А
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{sp} = 25 \ ^{\circ}C$		-	61.3	А
Avalanche r	uggedness, FET1 and F	ET2				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D = 5.9 \text{ A}; \text{ V}_{sup} \leq 55 \text{ V}; \text{ V}_{GS} = 5 \text{ V}; \text{ T}_{j(init)} = 25 \text{ °C};$ unclamped; see <u>Figure 4</u> ;	[3][4] [5]	-	72	mJ
Electrostatio	c discharge, FET1 and F	ET2				
V <sub>ESD</sub>	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 k\Omega; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted		-	4	kV
		HBM; C = 100 pF; R = 1.5 k $\Omega$ ; pins 8, 11 and 15 to pins 6, 7, 12, 13 and 14 shorted		-	4	kV
		HBM; C = 100 pF; R = 1.5 k $\Omega$ ; all pins		-	0.15	kV


[1] Single device conducting.

[2] Current is limited by chip power dissipation rating.


[3] Single-pulse avalanche rating limited by maximum junction temperature of 150 °C.

[4] Repetitive rating defined in avalanche rating figure.

[5] Refer to application note AN10273 for further information.




### **Dual TrenchPLUS logic level FET**




### 5. Thermal characteristics

Table 5.	Thermal characteristics										
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit					
R <sub>th(j-sp)</sub>	thermal resistance from	FET1	-	27	37	K/W					
	junction to solder point	FET2	-	27	37	K/W					
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	mounted on printed-circuit board; Both channel conducting; zero heat sink area; see <u>Figure 5</u> ; see <u>Figure 6</u>	-	73	-	K/W					
		mounted on printed-circuit board; Both channel conducting; 200 mm <sup>2</sup> copper heat sink area; see <u>Figure 5</u> ; see <u>Figure 7</u>	-	60	-	K/W K/W K/W					
		mounted on printed-circuit board; Both channel conducting; 400 mm <sup>2</sup> copper heat sink area; see <u>Figure 5</u> ; see <u>Figure 8</u>	-	51	-	K/W					
		mounted on printed-circuit board; One channel conducting; zero heat sink area; see <u>Figure 5</u> ; see <u>Figure 6</u>	-	105	-	K/W					
		mounted on printed-circuit board; One channel conducting; 200 mm <sup>2</sup> copper heat sink area; see <u>Figure 5</u> ; see <u>Figure 7</u>	-	90	-	K/W					
		mounted on printed-circuit board; One channel conducting; 400 mm <sup>2</sup> copper heat sink area; see Figure 5; see Figure 8	-	78	-	K/W					

#### Table 5. Thermal characteristics



### **Dual TrenchPLUS logic level FET**



### 6. Characteristics


#### Table 6.Characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics, FET1 and F	ET2				
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ C$	55	-	-	V
	breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^\circ C$	50	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}; \text{ see}$ Figure 14; see Figure 15	1	1.5	2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C}; \text{ see}$ Figure 14; see Figure 15	0.5	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}; \text{ see}$ Figure 14; see Figure 15	-	-	2.3	V
I <sub>DSS</sub>	drain leakage current	$V_{DS}$ = 40 V; $V_{GS}$ = 0 V; $T_j$ = 25 °C	-	0.02	3	μΑ
		$V_{DS}$ = 40 V; $V_{GS}$ = 0 V; $T_j$ = 150 °C	-	-	125	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 \text{ °C}$	-	2	300	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure}}{16}; \text{ see } \frac{\text{Figure } 17}{17}$	-	42.5	50	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}; T_j = 150 \text{ °C}; \text{ see}$ Figure 16; see Figure 17	-	-	97	mΩ
		V <sub>GS</sub> = 4.5 V; I <sub>D</sub> = 5 A; T <sub>j</sub> = 25 °C; see <u>Figure 16</u> ; see <u>Figure 17</u>	-	47.5	55.8	mΩ
		$V_{GS}$ = 10 V; $I_D$ = 5 A; $T_j$ = 25 °C; see Figure 16; see Figure 17	-	41	45.3	V V V V μΑ μΑ nA mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$T_j = 25 \text{ °C}; V_{GS} = 5 \text{ V}; \text{ see } Figure 18$	2430	2700	2970	A/A

### Dual TrenchPLUS logic level FET


Table 6.	Characteristics contin	ued				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
S <sub>F(TSD)</sub>	temperature sense diode temperature coefficient	I <sub>F</sub> = 250 μA; 25 °C < T <sub>j</sub> < 150 °C; see <u>Figure 19</u>	-5.4	-5.7	-6	mV/K
V <sub>F(TSD)</sub>	temperature sense diode forward voltage	$I_F = 250 \ \mu\text{A}; T_j = 25 \ ^\circ\text{C}; \text{see} \frac{\text{Figure 19}}{100}$	2.855	2.9	2.945	V
Dynamic	characteristics, FET1 an	d FET2				
Q <sub>G(tot)</sub>	total gate charge	$I_D = 5 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V}; \text{ see}$	-	8.3	-	nC
Q <sub>GS</sub>	gate-source charge	Figure 20	-	3.14	-	nC
Q <sub>GD</sub>	gate-drain charge		-	3.67	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	670	893	pF
C <sub>oss</sub>	output capacitance	$T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 21}{\text{Figure } 21}$	-	112	134	pF
C <sub>rss</sub>	reverse transfer capacitance		-	60	82	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 3 \Omega; \text{ V}_{GS} = 5 \text{ V};$	-	16	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \ \Omega$	-	26	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	42	-	ns
t <sub>f</sub>	fall time		-	22	-	ns
L <sub>D</sub>	internal drain inductance	From pin to centre of die	-	0.85	-	nH
L <sub>S</sub>	internal source inductance	From source lead to source bonding pad	-	1.9	-	nH
Source-d	rain diode, FET1 and FE	T2				
V <sub>SD</sub>	source-drain voltage	$I_S = 5 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure}}{22}$	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_{S} = 5 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = -10 \text{ V};$	-	40.6	-	ns
Q <sub>r</sub>	recovered charge	$V_{DS} = 30 V$	-	57	-	nC

### Table 6. Characteristics ... continued







### **Dual TrenchPLUS logic level FET**



BUK9MLL-55PLL\_1



### 7. Package outline



#### Fig 23. Package outline SOT163-1

BUK9MLL-55PLL\_1

## 8. Revision history

Table 7. Revision his	Table 7. Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
BUK9MLL-55PLL_1	20090514	Product data sheet	-	-		

### 9. Legal information

### 9.1 Data sheet status

Document status [1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

# **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

### **10. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### **Dual TrenchPLUS logic level FET**

### **11. Contents**

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics7
7	Package outline13
8	Revision history14
9	Legal information15
9.1	Data sheet status15
9.2	Definitions15
9.3	Disclaimers
9.4	Trademarks15
10	Contact information

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.



For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 14 May 2009 Document identifier: BUK9MLL-55PLL\_1

All rights reserved.