



SLLSE45B - DECEMBER 2010-REVISED JANUARY 2011

# **Low-Power Dual Channel Digital Isolators**

Check for Samples: ISO7420E, ISO7420FE, ISO7421E, ISO7421FE

## **FEATURES**

- Signaling Rate > 50 Mbps
- For Devices with Suffix F, Output is Low in Fail-Safe Mode
- Low Power Consumption: Typical I<sub>CC</sub> per Channel (3.3V Supplies):
  - ISO7420: 1.4 mA at 1 Mbps, 2.5 mA at 25 Mbps
  - ISO7421: 1.8 mA at 1 Mbps, 2.8 mA at 25 **Mbps**
- Low Propagation Delay: 7 ns (Typical)
- Low Pulse Skew: 200 ps (Typical)
- Wide T<sub>A</sub> Range Specified: -40°C to 125°C
- 50 KV/μs Transient Immunity, Typical
- Isolation Barrier Life: > 25 Years
- Operates from 3V to 5.5V Supply Levels
- **Narrow Body SOIC-8 Package**

## APPLICATIONS

- **Opto-Coupler Replacement in:** 
  - **Industrial FieldBus** 
    - **ProfiBus**
    - **ModBus**
    - DeviceNet™ Data Buses
  - **Servo Control Interface**
  - **Motor Control**
  - **Power Supplies**
  - **Battery Packs**


## SAFETY AND REGULATORY **APPROVALS**

- 2.5 KV<sub>RMS</sub> for 1 minute per UL 1577
- **CSA Component Acceptance Notice 5A**
- IEC 60747-5-2 (VDE 0884 Rev. 2)
- IEC 60950-1 and IEC 61010-1 End Equipment **Standards**
- **All Approvals Pending**

## DESCRIPTION

ISO7420E, ISO7420FE, ISO7421E and ISO7421FE provide galvanic isolation up to 2.5 KV<sub>RMS</sub> for 1 minute per UL. These devices have two isolated channels. Each channel has a logic input and output buffer separated by a silicon dioxide (SiO<sub>2</sub>) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging sensitive circuitry. The suffix F indicates low-output option in fail-safe condition (see Table 1).

These devices have TTL input thresholds and operate from 3V to 5.5V supplies. All inputs are 5V tolerant when supplied from a 3.3V supply.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DeviceNet is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## PIN DESCRIPTIONS

	PIN		1/0	DECODIDETION
NAME	ISO7420x	ISO7421x	I/O	DESCRIPTION
INA	2	7	I	Input, channel A
INB	3	3	1	Input, channel B
GND1	4	4	_	Ground connection for V <sub>CC1</sub>
GND2	5	5	_	Ground connection for V <sub>CC2</sub>
OUTA	7	2	0	Output, channel A
OUTB	6	6	0	Output, channel B
V <sub>CC1</sub>	1	1	-	Power supply, V <sub>CC1</sub>
V <sub>CC2</sub>	8	8	_	Power supply, V <sub>CC2</sub>

## Table 1. FUNCTION TABLE(1)

INPUT SIDE	OUTPUT SIDE	INPUT	OUTPUT OUTA, OUTB			
V <sub>CC</sub>	V <sub>CC</sub>	INA, INB	ISO7420E / ISO7421E	ISO7420FE / ISO7421FE		
	PU	Н	Н	Н		
PU		L	L	L		
		Open	H <sup>(2)</sup>	L <sup>(3)</sup>		
PD	PU	Х	H <sup>(2)</sup>	L <sup>(3)</sup>		
PU	PD	Х	Z	Z		

- (1) PU = Powered up ( $V_{CC} \ge 3 \text{ V}$ ); PD = Powered down ( $V_{CC} \le 2.4 \text{ V}$ ); X = Irrelevant; H = High level; L = Low level; Z = High Impedance
- 2) In fail-safe condition, output defaults to high level
- (3) In fail-safe condition, output defaults to low level

## **AVAILABLE OPTIONS**

PRODUCT	RATED ISOLATION	PACKAGE	INPUT THRESHOLD	RATED T <sub>A</sub>	CHANNEL DIRECTION	MARKED AS	ORDERING NUMBER		
ISO7420E <sup>(1)</sup>						SO7420	ISO7420ED (rail)		
1307420L V							Same	307420	ISO7420EDR (reel)
100742000					Same	17420F	ISO7420FED (rail)		
ISO7420FE	2 5 1/1/	D.o.	~1.5 V TTL	–40°C to 125°C		17420F	ISO7420FEDR (reel)		
ISO7421E <sup>(1)</sup>	2.5 KV <sub>RMS</sub>	D-8	(CMOS compatible)	-40°C to 125°C		CO7404	ISO7421ED (rail)		
1507421E			, ,		Onnosito	SO7421	ISO7421EDR (reel)		
ISO7421FE <sup>(1)</sup>					Opposite	17421F	ISO7421FED (rail)		
1507421FE(*)						1/421F	ISO7421FEDR (reel)		

(1) Product Preview

www.ti.com

## **ABSOLUTE MAXIMUM RATINGS**(1)

					VALUE			
$V_{CC}$	Supply voltage (	<sup>2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>			–0.5 V to 6 V			
VI	Voltage at IN, C	DUT			–0.5 V to 6 V			
Io	Output current							
	Electrostatic discharge	Human-body model	JEDEC Standard 22, Test Method A114-C.01		±3 kV			
ESD		Field-induced charged-device model	JEDEC Standard 22, Test Method C101	All pins	±1.5 kV			
		Machine model	ANSI/ESDS5.2-1996		±200 V			
$T_{J(Max)}$	Maximum junction temperature							
T <sub>stg</sub>	Storage temper	ature	torage temperature					

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	3.0		5.5	V
I <sub>OH</sub>	High-level output current	-4			mA
I <sub>OL</sub>	Low-level output current			4	mA
$V_{IH}$	High-level input voltage	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	0		0.8	V
t <sub>ui</sub>	Input pulse duration	20			ns
1 / t <sub>ui</sub>	Signaling rate	0		50 <sup>(1)</sup>	Mbps
T <sub>J</sub> <sup>(2)</sup>	Junction temperature	-40		136	°C
T <sub>A</sub>	Ambient Temperature	-40	25	125	°C

<sup>(1)</sup> Under typical conditions, the device is capable of signaling rate > 150 Mbps.

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

<sup>(2)</sup> To maintain the recommended operating conditions for T<sub>J</sub>, see the *Package Thermal Characteristics* table.



 $V_{CC1}$  and  $V_{CC2} = 5V \pm 10\%$ ,  $T_A = -40$ °C to 125°C

	PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\/	High level output valtage	$I_{OH} = -4 \text{ mA}$ ; s	see Figure 1.	V <sub>CCx</sub> <sup>(1)</sup> - 0.8	4.6		V
$V_{OH}$	High-level output voltage	$I_{OH} = -20 \mu A;$	see Figure 1.	V <sub>CCx</sub> <sup>(1)</sup> - 0.1	5	5	V
\/	Law lawal autout valtage	I <sub>OL</sub> = 4 mA; se	e Figure 1.		0.2	0.4	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 20 \mu A; see$	ee Figure 1.		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
I <sub>IH</sub>	High-level input current	INI. at O.V. and	1			10	μА
I <sub>IL</sub>	Low-level input current	INx at 0 V or V <sub>CC</sub>		-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	/; see Figure 3.	25	50		kV/μs
SUPPL	Y CURRENT (All inputs switching v	with square way	e clock signal for dynamic I <sub>CC</sub>	measurement)			
	ISO7420x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		0.4	8.0	
I <sub>CC2</sub>		10 Mbps	AC Input: $C_L = 15pF$		3.4	5	
I <sub>CC1</sub>			C <sub>L</sub> = 15pF		0.6	1	
I <sub>CC2</sub>	Cumply ourrent for \/ and \/				4.5	6	mA
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>				1	1.5	
I <sub>CC2</sub>		25 Mbps			6.2	8	
I <sub>CC1</sub>		EO Mbno			1.7	2.5	
$I_{CC2}$		50 Mbps			9	12	
	ISO7421x						
I <sub>CC1</sub>		DC to 1 Mbno	DC Input: $V_I = V_{CC}$ or 0 V,		2.3	3.6	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: $C_L = 15pF$		2.3	3.6	
I <sub>CC1</sub>		10 Mbps			2.9	4.2	mA
I <sub>CC2</sub>	Supply ourrent for \/ and \/	10 Mbps			2.9	4.2	
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	OF Mhno	C 45nF		3.9	5.3	
I <sub>CC2</sub>		25 Mbps	C <sub>L</sub> = 15pF		3.9	5.3	
I <sub>CC1</sub>		EO Missos			5.5	7	
I <sub>CC2</sub>		50 Mbps			5.5	7	

<sup>(1)</sup> V<sub>CCx</sub> is the supply voltage for the output channel that is being measured

## **SWITCHING CHARACTERISTICS**

 $V_{CC1}$  and  $V_{CC2} = 5V \pm 10\%$ ,  $T_A = -40$ °C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Coo Figure 4		7	11	ns
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1.		0.2	3	ns
t <sub>sk(o)</sub> (2)	Channel-to-channel output skew time			0.3	1	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time				3.7	ns
t <sub>r</sub>	Output signal rise time	Con Figure 4		1.8		ns
t <sub>f</sub>	Output signal fall time	See Figure 1.		1.7		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2.		6		μS

<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



 $V_{CC1} = 5V \pm 10\%$ ,  $V_{CC2} = 3.3V \pm 10\%$ ,  $T_A = -40$ °C to 125°C

	PARAMETER	TE	EST CONDITIONS	MIN	TYP	MAX	UNIT
		$I_{OH} = -4 \text{ mA};$	ISO7421x (5V side)	V <sub>CC1</sub> - 0.8	4.6		
\ /	High lavel autout valtage	see Figure 1.	ISO7420x/7421x (3.3V side)	V <sub>CC2</sub> - 0.4	3		V
$V_{OH}$	High-level output voltage	$I_{OH} = -20 \mu A;$	ISO7421x (5V side)	V <sub>CC1</sub> - 0.1	5		
		see Figure 1,	ISO7420x/7421x (3.3V side)	V <sub>CC2</sub> - 0.1	3.3		
.,	Lave lavel autout valtage	I <sub>OL</sub> = 4 mA; se	e Figure 1.		0.2 0.4 0 0.1 400 10 5 50	V	
$V_{OL}$	Low-level output voltage	$I_{OL} = 20 \mu A; see$	ee Figure 1.		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
I <sub>IH</sub>	High-level input current	INV at 0 V or V	INx at 0 V or V <sub>CC</sub> $V_{I} = V_{CC} \text{ or 0 V; see Figure 3.}$ uare wave clock signal for dynamic I <sub>CC</sub> means			10	μΑ
I <sub>IL</sub>	Low-level input current	IIVX at 0 V OI V					μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	/; see Figure 3.	25	50		kV/μs
SUPPLY	CURRENT (All inputs switching with	square wave clo	ck signal for dynamic I <sub>CC</sub> me	asurement)			
	ISO7420x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		0.4	0.8	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: $C_L = 15pF$		2.6	3.7	mA
I <sub>CC1</sub>		10 Mbps			0.6	1	
I <sub>CC2</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	TO MIDPS	C <sub>L</sub> = 15pF		3.3	4.3	
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	25 Mbps			1	1.5	
I <sub>CC2</sub>		25 Mbps			4.4	5.6	
I <sub>CC1</sub>		50 Mbps			1.7	2.5	
I <sub>CC2</sub>		30 Mbps			6.2	7.5	L
	ISO7421x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		2.3	3.6	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: C <sub>L</sub> = 15pF		1.8	2.8	mA
I <sub>CC1</sub>		10 Mbps			2.9	4.2	
I <sub>CC2</sub>	Supply current for V and V	TO MIDPS			2.2	3.2	
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	25 Mbps	$C_L = 15pF$		3.9	5.3	
I <sub>CC2</sub>		20 Minha	οι – 19μ-		2.8	3.9	
I <sub>CC1</sub>		50 Mbps			5.5	7	
I <sub>CC2</sub>		30 Minh2			3.8	5	

## **SWITCHING CHARACTERISTICS**

 $V_{CC1} = 5V \pm 10\%$ ,  $V_{CC2} = 3.3V \pm 10\%$ ,  $T_A = -40$ °C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 4		8	13.5	ns
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1.         8           0.3             See Figure 1.         2           2         2	3	ns		
t <sub>sk(o)</sub> (2)	Channel-to-channel output skew time				1.5	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time				5.4	ns
t <sub>r</sub>	Output signal rise time	See Figure 4		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 1.		2		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2.		6		μS

<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



 $V_{CC1} = 3.3V \pm 10\%$ ,  $V_{CC2} = 5V \pm 10\%$ ,  $T_A = -40$ °C to 125°C

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
		$I_{OH} = -4 \text{ mA};$	ISO7421x (3.3V side)	$V_{CC1} - 0.4$	3		
V	Lliab lovel output valtage	see Figure 1.	ISO7420x/7421x (5V side)	V <sub>CC2</sub> - 0.8	4.6		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A;$	ISO7421x (3.3V side)	V <sub>CC1</sub> - 0.1	3.3		V
		see Figure 1	ISO7420x/7421x (5V side)	V <sub>CC2</sub> - 0.1	5		
\ <u>'</u>	Low lovel output voltogo	I <sub>OL</sub> = 4 mA; see	Figure 1.		0.2	0.4	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 20 \mu A$ ; se	e Figure 1.		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
I <sub>IH</sub>	High-level input current	INIX at 0 V or V				10	μΑ
I <sub>IL</sub>	Low-level input current	INx at 0 V or V	$V_1 = V_{CC}$ or 0 V; see Figure 3.				μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V	; see Figure 3.	25	50		kV/μs
SUPPLY	CURRENT (All inputs switching with	square wave cloc	ck signal for dynamic I <sub>CC</sub> me	asurement)			
	ISO7420x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		0.2	0.4	mA
I <sub>CC2</sub>			AC Input: C <sub>L</sub> = 15pF		3.4	5	
I <sub>CC1</sub>		10 Mbps			0.4	0.6	
I <sub>CC2</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	TO MIDPS	C <sub>L</sub> = 15pF		4.5	6	
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	25 Mbps			0.6	0.9	
I <sub>CC2</sub>		20 Mbps			6.2	8	
I <sub>CC1</sub>		50 Mbps			1	1.3	
I <sub>CC2</sub>		30 Mbps			9	12	
	ISO7421x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		1.8	2.8	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: C <sub>L</sub> = 15pF		2.3	3.6	
I <sub>CC1</sub>		10 Mbps			2.2	3.2	
I <sub>CC2</sub>	Supply current for V <sub>CC2</sub> and V <sub>CC2</sub>	ru ivibps			2.9	4.2	mA
I <sub>CC1</sub>	Supply culterition v <sub>CC2</sub> and v <sub>CC2</sub>	25 Mbps	C <sub>L</sub> = 15pF		2.8	3.9	
I <sub>CC2</sub>		20 Minha			3.9	5.3	
I <sub>CC1</sub>		50 Mbps			3.8	5	
I <sub>CC2</sub>		50 Mbps			5.5	7	

## **SWITCHING CHARACTERISTICS**

 $V_{CC1} = 3.3V \pm 10\%$ ,  $V_{CC2} = 5V \pm 10\%$ ,  $T_{\Delta} = -40^{\circ}$ C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Coo Figure 4		7.5	12	ns
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1. 7.5  0.7  0.5  See Figure 1. 1.7  1.6	3	ns		
t <sub>sk(o)</sub> (2)	Channel-to-channel output skew time			0.5	1.5	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time				4.6	ns
t <sub>r</sub>	Output signal rise time	Con Figure 4		1.7		ns
t <sub>f</sub>	Output signal fall time	See Figure 1.		1.6		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2.		6		μS

<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



 $V_{CC1}$  and  $V_{CC2} = 3.3 \text{ V} \pm 10\%$ ,  $T_A = -40^{\circ}\text{C}$  to 125°C

	PARAMETER	•	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Lligh lovel output valtage	$I_{OH} = -4 \text{ mA}$ ; se	e Figure 1.	$V_{CCx}^{(1)} - 0.4$	3		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A; s$	ee Figure 1.	$V_{CCx}^{(1)} - 0.1$	3.3		V
V	Low lovel output voltage	I <sub>OL</sub> = 4 mA; see	Figure 1.		0.2	0.4	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 20 \mu A; see$	e Figure 1.		0	0.1	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis				400		mV
I <sub>IH</sub>	High-level input current	INIv at 0 1/ or 1/				10	μΑ
I <sub>IL</sub>	Low-level input current	INx at 0 V or V <sub>0</sub>	CC	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V;	see Figure 3.	25	50		kV/μs
SUPPL	Y CURRENT (All inputs switching	with square wa	ve clock signal for dynamic I <sub>CC</sub>	measurement)			
	ISO7420x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		0.2	0.4	
I <sub>CC2</sub>		10 Mbps	AC Input: C <sub>L</sub> = 15pF		2.6	3.7	
I <sub>CC1</sub>					0.4	0.6	
$I_{CC2}$	Supply current for V and V				3.3	4.3	mA
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	25 Mbps	C <sub>L</sub> = 15pF		0.6	0.9	
$I_{CC2}$		25 101005			4.4	5.6	
I <sub>CC1</sub>		50 Mbps			1	1.3	
$I_{CC2}$		30 Mbp3			6.2	7.5	
	ISO7421x						
I <sub>CC1</sub>		DC to 1 Mbps	DC Input: $V_I = V_{CC}$ or 0 V,		1.8	2.8	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: C <sub>L</sub> = 15pF		1.8	2.8	mA
I <sub>CC1</sub>		10 Mbps			2.2	3.2	
$I_{CC2}$	Supply current for V <sub>CC2</sub> and V <sub>CC2</sub>	10 Mibbs			2.2	3.2	
I <sub>CC1</sub>	Cabbit carrette of ACC5 and ACC5	25 Mbps	C <sub>L</sub> = 15pF		2.8	3.9	
$I_{CC2}$		20 Mibps	OL - 10pi		2.8	3.9	
I <sub>CC1</sub>		50 Mbps			3.8	5	
$I_{CC2}$		oo wopa			3.8	5	

<sup>(1)</sup>  $V_{CCx}$  is the supply voltage for the output channel that is being measured

## **SWITCHING CHARACTERISTICS**

 $V_{CC1}$  and  $V_{CC2}$  = 3.3 V ± 10%,  $T_A$  = -40°C to 125°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 1.		8.5	14	ns
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 1.		0.5	2	ns
$t_{sk(0)}^{(2)}$	Channel-to-channel output skew time			0.4	2	ns
$t_{sk(pp)}^{(3)}$	Part-to-part skew time				6.2	ns
t <sub>r</sub>	Output signal rise time	Coo Figure 4		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 1.		1.8		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2.		6		μS


<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




## PARAMETER MEASUREMENT INFORMATION




- (1) The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns, actual application. It is not needed in an actual application.
- (2)  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



(1)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 2. Fail-Safe Output Delay-Time Test Circuit and Voltage Waveforms



(1)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 3. Common-Mode Transient Immunity Test Circuit



#### DEVICE INFORMATION

## IEC INSULATION AND SAFETY-RELATED SPECIFICATIONS FOR THE D-8 PACKAGE

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	4.8			mm
L(102)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	4.3			mm
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112 / VDE 0303 Part 1	>400			V
	Minimum internal gap (internal clearance)	Distance through the insulation	0.014			mm
Б	Isolation resistance, input to	V <sub>IO</sub> = 500 V, T <sub>A</sub> < 100°C		>10 <sup>12</sup>		Ω
R <sub>IO</sub>	output <sup>(1)</sup>	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le \text{max}$		>10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(1)</sup>	V <sub>IO</sub> = 0.4 sin (2πft), f = 1 MHz		1		pF
C <sub>I</sub>	Input capacitance <sup>(2)</sup>	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$		1		pF

<sup>(1)</sup> All pins on each side of the barrier tied together creating a two-terminal device.

## **NOTE**

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

## INSULATION CHARACTERISTICS(3)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
$V_{IORM}$	Maximum working insulation voltage		560	$V_{PEAK}$
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10 \text{ s}$ , Partial Discharge $< 5 \text{ pC}$	896	
V <sub>PR</sub>	Input-to-output test voltage per IEC 60747-5-2	Method b1, V <sub>PR</sub> = V <sub>IORM</sub> x 1.875, t = 1 s (100% Production test) Partial discharge < 5 pC	1050	V <sub>PEAK</sub>
		After Input/Output safety test subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> x 1.2, t = 10 s, Partial discharge < 5 pC	672	
V <sub>IOTM</sub>	Transient overvoltage per IEC 60747-5-2	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (qualification) t= 1 sec (100% production)	4000	V <sub>PEAK</sub>
	laciation voltage per I II	$V_{TEST} = V_{ISO}$ , t = 60 sec (qualification)	2500	V
V <sub>ISO</sub>	Isolation voltage per UL	$V_{TEST} = 1.2 \text{ x } V_{ISO}, t = 1 \text{ sec (100\% production)}$	3000	V <sub>RMS</sub>
R <sub>S</sub>	Insulation resistance	$V_{IO}$ = 500 V at $T_S$	>10 <sup>9</sup>	Ω
	Pollution degree		2	

<sup>(3)</sup> Climatic Classification 40/125/21

<sup>(2)</sup> Measured from input pin to ground.



## Table 2. IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
	Rated mains voltage ≤ 150 Vrms	I–IV
Installation classification	Rated mains voltage ≤ 300 Vrms	I–III
	Rated mains voltage ≤ 400 Vrms	I–II

## **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File number: pending (40016131)	File number: pending (220991)	File number: pending (E181974)

<sup>(1)</sup> Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

## LIFE EXPECTANCY vs WORKING VOLTAGE




Figure 4. Life Expectancy vs Working Voltage

## **IEC SAFETY LIMITING VALUES**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
	Safety input, output, or supply	$\theta_{JA} = 212$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			107	A
IS	current	$\theta_{JA} = 212^{\circ}\text{C/W}, \ V_{I} = 3.6 \ \text{V}, \ T_{J} = 150^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			164	mA
T <sub>S</sub>	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute-maximum junction temperature specified in the *Absolute Maximum Ratings* table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Characteristics* table is that of a device installed in the JESD51-3, Low-Effective-Thermal-Conductivity Test Board for Leaded Surface-Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



## PACKAGE THERMAL CHARACTERISTICS

(over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
0	lunation to air thormal registance	Low-K thermal resistance <sup>(1)</sup>		212		°C ///	
$\theta_{JA}$ Ju	unction-to-air thermal resistance	High-K thermal resistance <sup>(1)</sup>		122		°C/W	
$\theta_{\text{JB}}$	Junction-to-board thermal resistance			37		°C/W	
$\theta_{\text{JC}}$	Junction-to-case thermal resistance			69.1		°C/W	
$P_D$	Device power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 100-Mbps 50% duty-cycle square wave			138	mW	

(1) Tested in accordance with the low-K or high-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages




Figure 5.  $\theta_{\text{JC}}$  Thermal Derating Curve per IEC 60747-5-2




Figure 6. Typical ISO742x Application Circuit

Note: For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide.






Figure 7. Device I/O Schematics



## **TYPICAL CHARACTERISTICS**

## **ISO7420 SUPPLY CURRENT PER CHANNEL**

# DATA RATE (NO LOAD)




Figure 8. ISO7420x

## ISO7420 SUPPLY CURRENT ALL CHANNELS

## DATA RATE (NO LOAD)





Figure 9. ISO7420x

# ISO7420 SUPPLY CURRENT PER CHANNEL

# DATA RATE (15 pF LOAD)



# ISO7420 SUPPLY CURRENT ALL CHANNELS vs




Figure 11.



## **TYPICAL CHARACTERISTICS (continued)**

## PROPAGATION DELAY TIME

## FREE-AIR TEMPERATURE




Figure 12.

## PROPAGATION DELAY TIME

#### ...






Figure 13.

# INPUT V<sub>CC</sub> FAIL-SAFE VOLTAGE THRESHOLD vs

## FREE-AIR TEMPERATURE




Figure 14.

# HIGH-LEVEL OUTPUT VOLTAGE vs

## HIGH-LEVEI OUTPUT CURRENT




Figure 15.



## TYPICAL CHARACTERISTICS (continued)

LOW-LEVEL OUTPUT VOLTAGE




Figure 16.




Figure 17. Typical Eye Diagram at 50 MBPS, 3.3 V Operation




Figure 18. Typical Eye Diagram at 100 MBPS, 3.3 V Operation

## **REVISION HISTORY**

# Changes from Original (December 2010) to Revision APage• Changed the Max values for Supply current for $V_{CC1}$ and $V_{CC2}$ , $C_L = 15pF$ 7Changes from Revision A (December 2010) to Revision BPage• Changed Feature bullet From: ISO7421: TBDmA at 1Mbps, TBDmA at 25Mbps To: ISO7421: 1.8mA at 1Mbps, 2.8mA at 25Mbps1• Updated the ISO7421x Supply Current values for $V_{CC1}$ and $V_{CC2} = 5V$ 4• Updated the ISO7421x Supply Current values for $V_{CC1} = 5V$ and $V_{CC2} = 3.3V$ 5• Updated the ISO7421x Supply Current values for $V_{CC1} = 3.3V$ and $V_{CC2} = 5V$ 6• Updated the ISO7421x Supply Current values for $V_{CC1} = 3.3V$ and $V_{CC2} = 3.3V$ 7



## PACKAGE OPTION ADDENDUM

5-Jan-2011

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ISO7420FED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com