

LMK00105

Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator with Universal Input

1.0 General Description

The LMK00105 is a high performance, low noise LVCMOS fanout buffer which can distribute 5 ultra-low jitter clocks from a differential, single ended, or crystal input. The LMK00105 supports synchronous output enable for glitch free operation. The ultra low-skew, low-jitter, and high PSRR make this buffer ideally suited for various networking, telecom, server and storage area networking, RRU LO reference distribution, medical and test equipment applications.

The core voltage can be set to 2.5 or 3.3 V, while the output voltage can be set to 1.5, 1.8, 2.5 or 3.3 V. The LMK00105 can be easily configured through pin programming.


2.0 Target Applications

- LO Reference Distribution for RRU Applications
- SONET, Ethernet, Fibre Channel Line Cards
- Optical Transport Networks
- GPON OLT/ONU
- Server and Storage Area Networking
- Medical Imaging
- Portable Test and Measurement
- High-end A/V

3.0 Features


- 5 LVCMOS Outputs, DC to 200 MHz
- Universal Input
 - _ LVPECL
 - LVDS
 - HCSL
 - _ SSTL
 - LVCMOS / LVTTL
- Crystal Oscillator Interface
 - Crystal Input Frequency: 10 to 40 MHz
- Output Skew: 6 ps
- Additive Phase Jitter
 - 30 fs at 156.25 MHz (12 kHz to 20 MHz)
- Low Propagation Delay
- Operates with 3.3 or 2.5 V Core Supply Voltage
- Adjustable Output Power Supply
- 1.5 V, 1.8 V, 2.5 V, and 3.3 V For Each Bank
- 24 pin LLP package (4.0 x 4.0 x 0.8 mm)

4.0 Functional Block Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

5.0 Connection Diagram



30180702

6.0 Pin Descriptions

Pin #	Pin Name	Туре	Description
DAP	DAP	-	The DAP should be grounded
2, 6	Vddo	Power	Power Supply for Bank A (CLKout0 and CLKout 1) CLKout pins.
3	CLKout0	Output	LVCMOS Output
1,4,7,11,12, 16,19	GND	GND	Ground
5	CLKout1	Output	LVCMOS Output
8,23	Vdd	Power	Supply for operating core and input buffer
9	OSCin	Input	Input for Crystal
10	OSCout	Output	Output for Crystal
13	CLKout2	Output	LVCMOS Output
14,18	Vddo	Power	Power Supply for Bank B (CLKout2 to CLKout 4) CLKout pins
15	CLKout3	Output	LVCMOS Output
17	CLKout4	Output	LVCMOS Output
20	CLKin*	Input	Optional complimentary input pin
21	CLKin	Input	Input Pin
22	SEL	Input	Input Clock Selection. This pin has an internal pull-down resistor.
24	OE	Input	Output Enable. This pin has an internal pull-down resistor.

7.0 Absolute Maximum Ratings (Note 1, Note 2)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Parameter	Symbol	Ratings	Units
Core Supply Voltage	Vdd	-0.3 to 3.6	V
Output Supply Voltage	Vddo	-0.3 to 3.6	V
Input Voltage	V _{IN}	-0.3 to Vdd + 0.3	V
Storage Temperature Range	T _{STG}	-65 to 150	°C
Lead Temperature (solder 4 s)	T _L	+260	°C
Junction Temperature	T _J	+125	°C

8.0 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature	T _A	-40	25	85	°C
Core Supply Voltage	Vdd	2.375	3.3	3.45	V
Output Supply Voltage (Note 3)	Vddo	1.425	3.3	Vdd	V

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: This device is a high performance integrated circuit with ESD handling precautions. Handling of this device should only be done at ESD protected work stations. The device is rated to a HBM-ESD of > 2.5 kV, a MM-ESD of > 250 V, and a CDM-ESD of > 1 kV.

Note 3: V_{ddo} should be less than or equal to V_{dd} , $(V_{ddo} \le V_{dd})$

9.0 Package Thermal Resistance

24-Lead LLP

Package	Symbols	Ratings	Units
Thermal resistance from junction to ambient on 4-layer Jedec board (<i>Note 4</i>)	$\theta_{ m JA}$	54	° C/W
Thermal resistance from junction to case (<i>Note 5</i>)	$\theta_{\text{JC (DAP)}}$	20	° C/W

Note 4: Specification assumes 5 thermal vias connect to die attach pad to the embedded copper plane on the 4-layer Jedec board. These vias play a key role in improving the thermal performance of the LLP. For best thermal dissipation it is recommended that the maximum number of vias be used on the board layout. **Note 5:** Case is defined as the DAP (die attach pad).

10.0 Electrical Characteristics

 $(2.375 \text{ V} \leq \text{Vdd} \leq 3.45 \text{ V}, 1.425 \leq \text{Vddo} \leq \text{Vdd}, -40 ^{\circ}\text{C} \leq \text{T}_{A} \leq 85 ^{\circ}\text{C}, \text{ Differential inputs. Typical values represent most likely parametric norms at Vdd = Vddo = 3.3 V, T_{A} = 25 ^{\circ}\text{C}, at the Recommended Operation Conditions at the time of product characterization and are not guaranteed). Test conditions are: <math>\text{F}_{\text{test}} = 100 \text{ MHz}$, Load = 5 pF in parallel with 50 Ω unless otherwise stated.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Total Device Characteristics						
Vdd	Core Supply Voltage		2.375	2.5 or 3.3	3.465	V
Vddo	Output Supply Voltage		1.425	1.5,1.8, 2.5, or 3.3	Vdd	V
		No CLKin		16	25	
I _{Vdd}	Core Current	$V_{ddo} = 3.3 \text{ V}, F_{test} = 100 \text{ MHz}$		24		mA
		$V_{ddo} = 2.5 \text{ V}, F_{test} = 100 \text{ MHz}$		20]
		$V_{ddo} = 2.5 \text{ V},$ OE = High, $F_{test} = 100 \text{ MHz}, C_L = 10 \text{pF}$		5		
I _{Vddo[n]}	Current for Each Output	V_{ddo} = 3.3 V, OE = High, F _{test} = 100 MHz, C _L = 10pF		7		mA
		OE = Low		0.1		
I _{Vdd} + I _{Vddo}	Total Device Current with Loads on	OE = High @ 100 MHz		59		mA
'Vdd T 'Vddo	all outputs	OE = Low		16		"
	Power	Supply Ripple Rejection (PSRR)	•			1
PSRR	Ripple Induced Phase Spur Level	100 kHz, 100 mVpp Ripple Injected on V_{dd} , $V_{ddo} = 2.5 V$		-44		dBc
		Outputs (Note 6)		•		•
Skew	Output Skew	Measured between outputs, referenced to CLKout0		6		ps
f _{CLKout}	Output Frequency (Note 7)		DC		200	MHz
		$V_{dd} = 3.3 \text{ V}, V_{ddo} = 1.8 \text{ V}, C_L = 10 \text{ pF}$		500		
t _{Rise}	Rise/Fall Time	$V_{dd} = 2.5 \text{ V}, V_{ddo} = 2.5 \text{ V}, C_{L} = 10 \text{ pF}$		300		ps
		$V_{dd} = 3.3 \text{ V}, V_{ddo} = 3.3 \text{ V}, C_{L} = 10 \text{ pF}$		200		
V _{CLKout} Low	Output Low Voltage				0.1	
V _{CLKout} High	Output High Voltage		Vddo- 0.1			V
R _{CLKout}	Output Resistance			50		ohm
t _j	RMS Additive Jitter	$f_{CLKout} = 156.25 \text{ MHz},$ $CMOS \text{ input slew rate} \geq 2 \text{ V/ns}$ $C_L = 5 \text{ pF}, \text{ BW} = 12 \text{ kHz to 20 MHz},$ $Differential Input Mode Only$		30		fs

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
	Digital Inputs (OE, SEL0, SEL1)						
V _{Low}	Input Low Voltage	Vdd = 2.5 V			0.4		
V	Vdd = 2.5 V	1.3] v		
V_{High}	Input High Voltage	Vdd = 3.3 V	1.6				
I _{IH}	High Level Input Current				50	uA	
I _{IL}	Low Level Input Current		-5		5] uA	
	CLKin/CLKin* In	put Clock Specifications, (Note 9, Note 1))				
I _{IH}	High Level Input Current	V _{CLKin} = Vdd			20	uA	
I _{IL}	Low Level Input Current	V _{CLKin} = 0 V	-20			uA	
	(Note 8)	CLKIN — C V				u, t	
V _{IH}	Input High Voltage				Vdd	_v	
V _{IL}	Input Low Voltage		GND			ľ	
	Differential Input Common Mode Input Voltage (Note 12)	V _{ID} = 150 mV	0.5		Vdd-	2 d- d-	
					1.2		
V _{CM}		V _{ID} = 350 mV	0.5		Vdd-		
O.W.		V _{ID} = 800 mV	0.5		1.1		
					Vdd- 0.9		
V _{ID}	Differential Input Voltage Swing	CLKin driven differentially	0.15		1.5	V	
ID	OSCin/OSCout Pins						
f _{OSCin}	Input Frequency (Note 7)	Single-Ended Input, OSCout floating	DC		200	MHz	
00011		Fundamental Mode Crystal	10				
,	Crystal Frequency Input Range	ESR < 200 Ω (f _{Xtal} ≤ 30 MHz)			 		
f _{XTAL}		ESR < 120 Ω (f _{Xtal} > 30 MHz)	10	10	40	MHz	
		(Note 11, Note 7)					
C _{OSCin}	Shunt Capacitance			1		pF	

Note 6: AC Parameters for CMOS are dependent upon output capacitive loading

Note 7: Guaranteed by characterization.

Note 8: $V_{\rm IL}$ should not go below -0.3 volts.

Note 9: See Section 12.1 Differential Voltage Measurement Terminology for definition of V_{OD} and V_{ID} .

Note 10: Refer to application note AN-912 Common Data Transmission Parameters and their Definitions for more information.


Note 11: The ESR requirements stated are what is necessary in order to ensure that the Oscillator circuitry has no start up issues. However, lower ESR values for the crystal might be necessary in order to stay below the maximum power dissipation requirements for that crystal.

Note 12: When using differential signals with V_{CM} outside of the acceptable range for the specified V_{ID} , the clock must be AC coupled.

11.0 Typical Performance Characteristics


Unless otherwise specified: $V_{dd} = V_{ddo} = 3.3 \text{ V}$, $T_{A} = 20 \,^{\circ}\text{C}$, $C_{L} = 5 \, \text{pF}$, CLKin driven differentially, input slew rate $\geq 2 \, \text{V/ns}$.

RMS Jitter vs. CLKin Slew Rate @ 100 MHz




3018074

LVCMOS Phase Noise @ 100 MHz (Note 13)



3018074


Iddo per Output vs Frequency



30180776


Note 13: Test conditions: LVCMOS Input, slew rate \geq 2 V/ns, C_L = 5 pF in parallel with 50 Ω , BW = 1 MHz to 20 MHz

Noise Floor vs. CLKin Slew Rate @ 100 MHz



30180774

LVCMOS Output Swing vs. Frequency



30180775

12.0 Measurement Definitions

12.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically $V_{\rm ID}$ or $V_{\rm OD}$ depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first section

Figure 1 illustrates the two different definitions side-by-side for inputs and Figure 2 illustrates the two different definitions side-by-side for outputs. The $\rm V_{ID}$ and $\rm V_{OD}$ definitions show $\rm V_A$ and $\rm V_B$ DC levels that the non-inverting and inverting signals toggle between with respect to ground. $\rm V_{SS}$ input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 V_{ID} and V_{OD} are often defined in volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




FIGURE 1. Two Different Definitions for Differential Input Signals




FIGURE 2. Two Different Definitions for Differential Output Signals

13.0 Functional Description

The LMK00105 is a 5 output LVCMOS clock fanout buffer with low additive jitter that can operate up to 200 MHz. It features a 2:1 input multiplexer with a crystal oscillator input, single supply or dual supply (lower power) operation, and pin-programmable device configuration. The device is offered in a 24-pin LLP package.

13.1 V_{dd} and V_{ddo} Power Supplies (*Note 14*, *Note 15*)

Separate core and output supplies allow the output buffers to operate at the same supply as the Vdd core supply (3.3 V or 2.5 V) or from a lower supply voltage (3.3 V, 2.5 V, 1.8 V, or 1.5 V). Compared to single-supply operation, dual supply operation enables lower power consumption and output-level compatibility.

Bank A (CLKout0 and CLKout1) and Bank B (CLKout2 to CLKout4) may also be operated at different V_{ddo} voltages, provided neither V_{ddo} voltage exceeds V_{dd} .

Note 14: Care should be taken to ensure the $\rm V_{ddo}$ voltage does not exceed the Vdd voltage to prevent turning-on the internal ESD protection circuitry.

Note 15: DO NOT DISCONNECT OR GROUND ANY OF THE $\rm V_{ddo}$ PINS as the $\rm V_{ddo}$ pins are internally connected within an output bank.

13.2 CLOCK INPUT

The LMK00105 has one differential input, CLKin/CLKin* and OSCin, that can be driven in different manners that are described in the following sections.

13.2.1 SELECTION OF CLOCK INPUT

Clock input selection is controlled using the SEL pin as shown in *Table 1*. Refer to *Section 14.1 Driving the Clock Inputs* for clock input requirements. When CLKin is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator will start-up and its clock will be distributed to all outputs.

TABLE 1. Input Selection

SEL	Input	
0	CLKin, CLKin*	
1	OSCin	
	(Crystal Mode)	

13.2.1.1 CLKin/CLKin* Pins

The LMK00105 has a differential input (CKLin/CLKin*) which can be driven single-ended or differentially. It can accept AC or DC coupled 3.3V/2.5V LVPECL, LVDS, or other differential and single ended signals that meet the input requirements in Section 10.0 Electrical Characteristics and (Note 12). Refer to Section 14.1 Driving the Clock Inputs for more details on driving the LMK00105 inputs.

In the event that a Crystal mode is not selected and the CLKin pins do not have an AC signal applied to them, $Table\ 2$ will be the state of the outputs.

TABLE 2. CLKin Input vs. Output States

CLKin	Output State
Open	Logic Low
Logic Low	Logic Low
Logic High	Logic High

13.2.1.2 OSCin/OSCout Pins

The LMK00105 has a crystal oscillator which will be powered up when OSCin is selected. Alternatively, OSCin may be driven by a single ended clock, up to 200 MHz, instead of a crystal. Refer to *Section 14.2 Crystal Interface* for more information.

If Crystal mode is selected and the pins do not have an AC signal applied to them, *Table 3* will be the state of the outputs. If Crystal mode is selected an open state is not allowed on OSCin, as the outputs may oscillate due to the crystal oscillator circuitry.

TABLE 3. OSCin Input vs. Output States

OSCin	Output State
Open	Not Allowed
Logic Low	Logic High
Logic High	Logic Low

13.3 CLOCK OUTPUTS

The LMK00105 has 5 LVCMOS outputs.

13.3.1 Output Enable Pin

When the output enable pin is held High, the outputs are enabled. When it is held Low, the outputs are held in a Low state as shown in *Table 4*.

TABLE 4. Output Enable Pin States

OE	Outputs
Low	Disabled (Hi-Z)
High	Enabled

The OE pin is synchronized to the input clock to ensure that there are no runt pulses. When OE is changed from Low to High, the outputs will initially have an impedance of about $400\,\Omega$ to ground until the second falling edge of the input clock and starting with the second falling edge of the input clock, the outputs will buffer the input. If the OE pin is taken from Low to High when there is no input clock present, the outputs will either go high or low and stay a that state; they will not oscillate. When the OE pin is taken from High to Low the outputs will be Low after the second falling edge of the clock input and then will go to a Disabled (Hi-Z) state starting after the next rising edge.

13.3.2 Using Less than Five Outputs

Although the LMK00105 has 5 outputs, not all applications will require all of these. In this case, the unused outputs should be left floating with a minimum copper length (*Note 16*) to minimize capacitance. In this way, this output will consume minimal output current because it has no load.

Note 16: For best soldering practices, the minimum trace length should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

14.0 Application Information

14.1 Driving the Clock Inputs

The LMK00105 has a differential input (CLKin/CLKin*) that can accept AC or DC coupled 3.3V/2.5V LVPECL, LVDS, and other differential and single ended signals that meet the input requirements specified in *Section 10.0 Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common mode voltage range (V_{CM}) and input voltage swing (V_{ID})/dynamic range. AC coupling may also be employed to shift the input signal to within the V_{CM} range.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have a high slew rate of 2 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential input signal is recommended over single-ended because it typically provides higher slew rate and common-mode noise rejection.

While it is recommended to drive CLKin with a differential signal input, it is possible to drive them with a single ended clock. The single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in *Figure 3*, *Figure 4*, or *Figure 5* depending upon the application.




FIGURE 3. Single-Ended LVCMOS Input, AC Coupling




FIGURE 4. Single-Ended LVCMOS Input, AC Coupling Near End Termination




FIGURE 5. Single-Ended LVCMOS Input, AC Coupling, Far End Temination

A single ended clock may also be DC coupled to CLKin as shown in Figure 6. If the DC coupled input swing has a common mode level near the devices internal bias of 1.4 V, then only a 0.1 μF bypass cap is required on CLKin*. Otherwise, if the input swing is not optimally centered near the internal bias voltage, then CLKin* should be externally biased to the midpoint voltage of the input swing. This can be achieved using external biasing resistors, R_{B1} and R_{B2} , or another low-noise voltage reference. The external bias voltage should be within the specified input common voltage (VCM) range. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




FIGURE 6. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in *Figure 7*. Configurations similar to *Figure 4* or *Figure 5* could also be used as long as the OSCout pin is left floating. The input clock should be AC coupled to the OSCin pin, which has an internally generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either differential input (CLKin) since it offers higher operating frequency, better common mode, improved power supply noise rejection, and greater performance over supply voltage and temperature variations.




FIGURE 7. Driving OSCin with a Single-Ended

14.2 Crystal Interface

The LMK00105 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in *Figure 8*.




FIGURE 8. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 to 20 pF. While C_L is specified for the crystal, the OSCin input capacitance ($C_{IN}=1$ pF typical) of the device and PCB stray capacitance ($C_{STRAY}\sim1$ to 3 pF) can affect the discrete load capacitor values, C_1 and C_2 . For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 * C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY}$$
 (1)

Typically, $C_1 = C_2$ for optimum symmetry, so *Equation 1* can be rewritten in terms of C_1 only:

$$C_L = C_1^2 / (2 * C_1) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C₁:

$$C_1 = (C_1 - C_{IN} - C_{STRAY}) * 2$$
 (3)

Section 10.0 Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL} , can be computed by:

$$P_{XTAL} = I_{RMS}^{2} * R_{ESR} * (1 + C_0 / C_L)^2$$
 (4)

Where:

- I_{RMS} is the RMS current through the crystal.
- R_{ESR} is the maximum equivalent series resistance specified for the crystal.
- C_L is the load capacitance specified for the crystal.
- C₀ is the minimum shunt capacitance specified for the crystal.

 $I_{\rm RMS}$ can be measured using a current probe (e.g. Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.


As shown in *Figure 8*, an external resistor, R_{LIM}, can be used to limit the crystal drive level if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

14.3 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, etc. While power supply bypassing will help

filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00105, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00105, power supply ripple rejection (PSRR), was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the $V_{\rm ddo}$ supply. The PSRR test setup is shown in *Figure 9*.



30180740

FIGURE 9. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the $V_{\rm ddo}$ supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the $V_{\rm ddo}$ pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 100 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on V_{ddo} = 2.5 V
- Ripple frequency: 100 kHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) =
$$[(2 * 10^{(PSRR/20)}) / (\pi * f_{clk})] * 10^{12}$$
 (5)

14.4 Power Supply Bypassing

The $V_{\rm dd}$ and $V_{\rm ddo}$ power supplies should have a high frequency bypass capacitor, such as 100 pF, placed very close to each supply pin. Placing the bypass capacitors on the same layer as the LMK00105 improves input sensitivity and performance. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

14.5 Thermal Management

For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, TA (ambient temperature) plus device power consumption times $\theta_{\rm JA}$ should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to a printed circuit board. To maximize the removal

of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in *Figure 10*. More information on soldering LLP packages and gerber footprints can be obtained: http://www.national.com/en/packaging/index.html.

A recommended footprint including recommended solder mask and solder paste layers can be found at: http://www.national.com/en/packagingl/gerber.html for the SQA24A package.

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in *Figure 10* should connect these top and bottom

copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.





FIGURE 10. Recommended Land and Via Pattern

15.0 Physical Dimensions inches (millimeters) unless otherwise noted



16.0 Ordering Information

Order Number	Package Marking	Packaging
LMK00105SQX		4500 Unit Tape and Reel
LMK00105SQ	K00105	1000 Unit Tape and Reel
LMK00105SQE		250 Unit Tape and Reel

Input	Notes
/ersal	
h Univ	
or wit	
anslat	
vel Tr	
fer/Le	
ut Buf	
Fano	
CMOS	
ter LV	
ow Jiti	
Jltra-le	
LMK00105 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator with Universal Input	
LMK0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated