

LMH6642Q / LMH6643Q

Low Power, 130MHz, 75mA Rail-to-Rail Output Amplifiers

General Description

The LMH664X family true single supply voltage feedback amplifiers offer high speed (130MHz), low distortion (-62dBc), and exceptionally high output current (approximately 75mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.

Input common mode voltage range extends to 0.5V below V - and 1V from V+. Output voltage range extends to within 40mV of either supply rail, allowing wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75mA in order to drive heavy loads. Fast output Slew Rate (130V/µs) ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40MHz with a 3V supply. These characteristics, along with low cost, are ideal features for a multitude of industrial and commercial applications.

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12MHz under 150Ω load and $A_V = +2$) with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in ADC buffer, and high frequency filter applications as well as other applications.

This device family offers professional quality video performance with low DG (0.01%) and DP (0.01°) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads (150 Ω) and throughout the output voltage range. The LMH664X family is offered in single (LMH6642), dual (LMH6643). See ordering information for packages offered.

Features

 $(V_S = \pm 5V, T_A = 25^{\circ}C, R_L = 2k\Omega, A_V = +1$. Typical values unless specified).

. ,	
$-3dB BW (A_{yy} = +1)$	130MHz

■ Slew rate (*Note 8*),
$$(A_V = -1)$$
 130V/µs


THD (5MHz,
$$R_L = 2k\Omega$$
, $V_O = 2V_{PP}$, $A_V = +2$) -62dBc

- No output phase reversal with CMVR exceeded
- LMH6643QMM and LMH6642QMF are AEC-Q100 grade 3 qualified and are manufactured on an automotive grade flow


Applications

- Active filters
- CD/DVD ROM
- ADC buffer amp
- Portable video
- Current sense buffer
- Automotive

Closed Loop Gain vs. Frequency for Various Gain



Large Signal Frequency Response



30158347

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

 $\begin{array}{c} {\sf ESD\ Tolerance} & 2{\sf KV}\ (\textit{Note\ 2}) \\ 200{\sf V}\ (\textit{Note\ 9}) \\ 1000{\sf V}\ (\textit{Note\ 13}) \\ {\sf V}_{\sf IN}\ {\sf Differential} & \pm 2.5{\sf V} \\ {\sf Output\ Short\ Circuit\ Duration} & (\textit{Note\ 3}),\ (\textit{Note\ 11}) \\ \end{array}$

Supply Voltage (V+ - V-) 13.5V Voltage at Input/Output pins V+ +0.8V, V- -0.8V Input Current ± 10 mA

Storage Temperature Range -65°C to +150°C

Junction Temperature (*Note 4*) +150°C

Soldering Information

Infrared or Convection Reflow(20 sec) 235°C Wave Soldering Lead Temp.(10 sec) 260°C

Operating Ratings (Note 1)

Supply Voltage (V+ - V-) 2.7V to 10V Junction Temperature Range (*Note 4*) -40° C to $+85^{\circ}$ C Package Thermal Resistance (*Note 4*) (θ_{JA})

5-Pin SOT-23 265°C/W 8-Pin MSOP 235°C/W

3V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}\text{C}$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, V_{ID} (input differential voltage) as noted (where applicable) and $R_I = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol Parameter		Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (Note 6)	Units
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 \text{mV}_{PP}$	80	115		NAL 1-
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		MHz
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2, $R_L = 402\Omega$, $V_{OUT} = 200$ m V_{PP}		19		MHz
PBW	Full Power Bandwidth	$A_V = +1, -1dB, V_{OUT} = 1V_{PP}$ 40				MHz
e _n	Input-Referred Voltage Noise	f = 100kHz		17		\./\l
		f = 1kHz		48		nV/√H:
i _n	Input-Referred Current Noise	f = 100kHz		0.90		A / / I I
.		f = 1kHz		3.3		pA/√H:
THD	Total Harmonic Distortion	f = 5MHz, $V_O = 2V_{PP}$, $A_V = -1$, $R_1 = 100Ω$ to V+/2		-48		dBc
DG	Differential Gain	$V_{CM} = 1V$, NTSC, $A_V = +2$ $R_L = 150\Omega$ to V+/2		0.17		%
		$R_L = 1k\Omega$ to V+/2		0.03		
DP	Differential Phase	$V_{CM} = 1V$, NTSC, $A_V = +2$ $R_L = 150\Omega$ to V+/2		0.05		deg
		$R_L = 1k\Omega$ to V+/2		0.03		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$, $A_V = +2$		47		dB
T _S	Settling Time	$V_O = 2V_{PP}$, ±0.1%, 8pF Load, $V_S = 5V$		68		ns
SR	Slew Rate (Note 8)	$A_V = -1, V_I = 2V_{PP}$	90	120		V/µs
V _{OS}	Input Offset Voltage	For LMH6642		±1	±5 ±7	mV
		For LMH6643		±1	±3.4 ±7	IIIV
TC V _{OS}	Input Offset Average Drift	(Note 12)		±5		μV/°C
I _B	Input Bias Current	` '		-2.60 -3.25	μA	
I _{os}	Input Offset Current			20	800 1000	nA
R _{IN}	Common Mode Input Resistance			3		МΩ
C _{IN}	Common Mode Input Capacitance			2		pF

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (Note 6)	Units
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-0.5	-0.2 -0.1	V
			1.8 1.6	2.0		V
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 1.5V	72	95		dB
A _{VOL}	Large Signal Voltage Gain	$V_O = 0.5V$ to 2.5V $R_L = 2k\Omega$ to V+/2	80 75	96		dB
		$V_{O} = 0.5V$ to 2.5V $R_{L} = 150\Omega$ to V+/2	74 70	82		uD
V_{O}	Output Swing High	$R_L = 2k\Omega$ to V+/2, $V_{ID} = 200$ mV	2.90	2.98		V
		$R_L = 150\Omega$ to V+/2, $V_{ID} = 200$ mV	2.80	2.93		V
	Output Swing	$R_L = 2k\Omega$ to V+/2, $V_{ID} = -200$ mV		25	75	\/
	Low	$R_L = 150\Omega$ to V+/2, $V_{ID} = -200$ mV		75	150	mV
I _{sc}	Output Short Circuit Current	Sourcing to V+/2 V _{ID} = 200mV (<i>Note 10</i>)	50 35	95		A
		Sinking to V+/2 V _{ID} = -200mV (<i>Note 10</i>)	55 40	110		mA
I _{OUT}	Output Current	V _{OUT} = 0.5V from either supply		±65		mA
+PSRR	Positive Power Supply Rejection Ratio	V+ = 3.0V to 3.5V, V _{CM} = 1.5V	75	85		dB
I _S	Supply Current (per channel)	No Load		2.70	4.00 4.50	mA

5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (Note 6)	Units	
BW	-3dB BW	$A_V = +1$, $V_{OUT} = 200 \text{mV}_{PP}$	90	120		NALL-	
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		MHz	
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2,		15		MHz	
		$R_f = 402\Omega$, $V_{OUT} = 200 \text{mV}_{PP}$					
PBW	Full Power Bandwidth	$A_V = +1, -1 dB, V_{OUT} = 2V_{PP}$		22		MHz	
e _n	Input-Referred Voltage Noise	f = 100kHz		17		\./\l	
		f = 1kHz		48		nV/√Hz	
i _n	Input-Referred Current Noise	f = 100kHz		0.90		A / /II=	
		f = 1kHz		3.3		pA/√Hz	
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-60		dBc	
DG	Differential Gain	NTSC, $A_V = +2$		0.16			
		R_L =150 Ω to V+/2				%	
		$R_L = 1k\Omega$ to V+/2		0.05			
DP	Differential Phase	NTSC, $A_V = +2$		0.05			
		$R_{L} = 150\Omega$ to V+/2				deg	
		$R_L = 1k\Omega$ to V+/2		0.01			
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver:		47		ID.	
		$R_f = R_g = 510\Omega, A_V = +2$				dB	
T _S	Settling Time	$V_{O} = 2V_{PP}, \pm 0.1\%, 8pF Load$		68		ns	
SR	Slew Rate (Note 8)	$A_{V} = -1, V_{I} = 2V_{PP}$	95	125		V/µs	

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (Note 6)	Units
V _{OS}	Input Offset Voltage	For LMH6642		±1	±5 ±7	.,
		For LMH6643		±1	±3.4 ±7	mV
TC V _{OS}	Input Offset Average Drift	(Note 12)		±5		μV/°C
I _B	Input Bias Current	(Note 7)		-1.70	-2.60 -3.25	μA
l _{os}	Input Offset Current			20	800 1000	nA
R _{IN}	Common Mode Input Resistance			3		MΩ
C _{IN}	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-0.5	-0.2 -0.1	V
			3.8 3.6	4.0		V
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 3.5V	72	95		dB
A _{VOL}	Large Signal Voltage Gain	$V_O = 0.5V$ to 4.50V $R_L = 2k\Omega$ to V+/2	86 82	98		۵D
		$V_{O} = 0.5V \text{ to } 4.25V$ $R_{L} = 150\Omega \text{ to } V^{+}/2$	76 72	82		dB
$\overline{V_0}$	Output Swing	$R_L = 2k\Omega$ to V+/2, $V_{ID} = 200$ mV	4.90	4.98		.,
	High	$R_L = 150\Omega$ to V+/2, $V_{ID} = 200$ mV	4.65	4.90		V
	Output Swing	$R_L = 2k\Omega$ to V+/2, $V_{ID} = -200$ mV		25	100	
	Low	$R_L = 150\Omega$ to V+/2, $V_{ID} = -200$ mV		100	150	mV
I _{SC}	Output Short Circuit Current	Sourcing to V+/2 V _{ID} = 200mV (<i>Note 10</i>)	55 40	115		
		Sinking to V+/2 V _{ID} = -200mV (<i>Note 10</i>)	70 55	140		mA
I _{OUT}	Output Current	V _O = 0.5V from either supply		±70		mA
+PSRR	Positive Power Supply Rejection Ratio	V+ = 4.0V to 6V	79	90		dB
I _S	Supply Current (per channel)	No Load		2.70	4.25 5.00	mA

±5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = -5V$, $V_{CM} = V_O = 0V$, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to ground. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (<i>Note 6</i>)	Units
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 \text{mV}_{PP}$	95	130		MHz
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		IVITZ
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2,		12		MHz
		$R_f = 806\Omega$, $V_{OUT} = 200 \text{mV}_{PP}$				
PBW	Full Power Bandwidth	$A_{V} = +1, -1 dB, V_{OUT} = 2V_{PP}$		24		MHz
e _n	Input-Referred Voltage Noise	f = 100kHz		17		nV/√Hz
		f = 1kHz		48		nv/√Hz
i _n	Input-Referred Current Noise	f = 100kHz		0.90		pA/√Hz
		f = 1kHz		3.3		j pav√Hz

Symbol	Parameter	Conditions	Min (<i>Note 6</i>)	Typ (<i>Note 5</i>)	Max (Note 6)	Units	
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-62		dBc	
DG	Differential Gain	NTSC, A _V = +2		0.15			
		$R_L = 150\Omega$ to V+/2				%	
		$R_L = 1k\Omega$ to V+/2		0.01			
DP	Differential Phase	NTSC, A _V = +2		0.04			
		$R_L = 150\Omega$ to V+/2				deg	
OT Dai		$R_L = 1k\Omega$ to V+/2		0.01			
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver:		47		dB	
		$R_f = R_g = 510\Omega, A_V = +2$					
T _S	Settling Time	$V_{O} = 2V_{PP}$, ±0.1%, 8pF Load, $V_{S} = 5V$	$_{O} = 2V_{PP}, \pm 0.1\%, 8pF Load,$ 68			ns	
SR	Slew Rate (Note 8)	$A_{V} = -1, V_{I} = 2V_{PP}$	100	135		V/µs	
V _{OS}	Input Offset Voltage	For LMH6642		±1	±5 ±7	>/	
		For LMH6643		±1	±3.4 ±7	mV	
TC V _{os}	Input Offset Average Drift	(Note 12)		±5		μV/°C	
I _B	Input Bias Current	(Note 7) -1.60		-1.60	-2.60 -3.25	μΑ	
I _{os}	Input Offset Current			20	800 1000	nA	
R _{IN}	Common Mode Input Resistance			3		МΩ	
C _{IN}	Common Mode Input Capacitance			2		pF	
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-5.5	−5.2 −5.1	.,	
			3.8 3.6	4.0		V	
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from –5V to 3.5V	74	95		dB	
A _{VOL}	Large Signal Voltage Gain	$V_0 = -4.5V \text{ to } 4.5V,$	88 84	96			
		$R_L = 2k\Omega$		00		dB	
		$V_0 = -4.0V$ to 4.0V,	78 74	82			
V _O	Output Swing	$R_L = 150\Omega$	4.90	4.96			
v _O	High	$R_{L} = 2k\Omega, V_{ID} = 200mV$	4.65			V	
		$R_L = 150\Omega, V_{ID} = 200 \text{mV}$	4.05	4.80	4.00		
	Output Swing Low	$R_L = 2k\Omega$, $V_{ID} = -200$ mV		-4.96	-4.90	V	
		$R_L = 150\Omega, V_{ID} = -200 \text{mV}$		-4.80	-4.65		
I _{SC}	Output Short Circuit Current	Sourcing to Ground V _{ID} = 200mV (<i>Note 10</i>)	60 35	115		mA	
		Sinking to Ground V _{ID} = -200mV (<i>Note 10</i>)	85 65	145		1117 (
I _{OUT}	Output Current	V _O = 0.5V from either supply	±75			mA	
PSRR	Power Supply Rejection Ratio	$(V^+, V^-) = (4.5V, -4.5V)$ to $(5.5V, -5.5V)$	78	90		dB	
I _S	Supply Current (per channel)	No Load		2.70	4.50 5.50	mA	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, $1.5k\Omega$ in series with 100pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_{A} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the average of the rising and falling slew rates.

Note 9: Machine Model, 0Ω in series with 200pF.


Note 10: Short circuit test is a momentary test. See Note 11.


Note 11: Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.

Note 12: Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change.

Note 13: CDM: Charge Device Model


Connection Diagrams






Typical Performance Characteristics At $T_J = 25^{\circ}C$, $V^+ = +5$, $V^- = -5V$, $R_F = R_L = 2k\Omega$. Unless otherwise specified.

Closed Loop Frequency Response for Various Supplies




Closed Loop Gain vs. Frequency for Various Gain




30158351

Closed Loop Gain vs. Frequency for Various Gain




Closed Loop Frequency Response for Various Temperature




30158350

Closed Loop Gain vs. Frequency for Various Supplies




Closed Loop Frequency Response for Various Temperature



30158334

Large Signal Frequency Response 8.0 ±2.5V 6.0 4.0 2.0 0.0 GAIN (dB)

Closed Loop Small Signal Frequency Response for Various Supplies



30158346

Closed Loop Frequency Response for Various Supplies

FREQUENCY (Hz)

10M

200M


30158347

30158309


8

1M

100k




±0.1dB Gain Flatness for Various Supplies



 V_{OUT} (V_{PP}) for THD < 0.5%

30158345

V_{OUT} (V_{PP}) for THD < 0.5%




VOUT (VPP) 2

5


Rf = 2k= $2K \text{ to } V_S/2$ 100K 1M 10M 100M

FREQUENCY (Hz)


30158308




Open Loop Gain/Phase for Various Temperature



30158333




Open Loop Gain/Phase for Various Temperature




30158332

HD2 (dBc) vs. Output Swing





30158314

HD2 vs. Output Swing



30158304







THD (dBc) vs. Output Swing

30158306


Settling Time vs. Input Step Amplitude (Output Slew and Settle Time)







30158312

V_{OUT} from V+ vs. I_{SOURCE}





V_{OUT} from V+ vs. I_{SOURCE}



30158316


10 V_S = ±5V 25°C 0.1 0.01

 $\rm V_{OUT}$ from V- vs. $\rm I_{SINK}$

30158317

1k

Swing vs. V_S




30158329

Short Circuit Current (to $V_S/2$) vs. V_S

I_{SINK} (mA)


100

10




30158331

Output Sinking Saturation Voltage vs. I_{OUT}




30158320

Output Sourcing Saturation Voltage vs. I_{OUT}



30158301

Closed Loop Output Impedance vs. Frequency $A_V = +1$



30158302


80 70 60 PSRR (dB) 50 40 30 20 10 0 10k 100k 1M 10M 100M FREQUENCY (Hz)

PSRR vs. Frequency

90


30158303

CMRR vs. Frequency




30158307


Crosstalk Rejection vs. Frequency (Output to Output)



30158311


V_{OS} vs. V_{OUT} (Typical Unit)






30158327

V_{OS} vs. V_S (for 3 Representative Units)




30158322

V_{OS} vs. V_{S} (for 3 Representative Units)




30158323


$\rm V_{OS}$ vs. $\rm V_{S}$ (for 3 Representative Units)




30158324




30158325




30158326





30158328







Large Signal Step Response






Small Signal Step Response






Small Signal Step Response




Small Signal Step Response




30158338


Large Signal Step Response



Large Signal Step Response



Large Signal Step Response



30158360

Application Information

CIRCUIT DESCRIPTION

The LMH664X family is based on National Semiconductor's proprietary VIP10 dielectrically isolated bipolar process.

This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f_t (~8GHz) even under low supply voltage (2.7V) and low bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75mA output current (at 0.5V from the supply rails) while consuming only 2.7mA of total supply current per channel. This architecture allows output to reach within milli-volts of either supply rail.
- Consistent performance over the entire operating supply voltage range with little variation for the most important specifications (e.g. BW, SR, I_{OUT}, etc.)
- Significant power saving (~40%) compared to competitive devices on the market with similar performance.

Application Hints

This Op Amp family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664X will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's guaranteed parameters are included in the list of LMH664X guaranteed specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

With 3V supplies and a common mode input voltage range that extends 0.5V below V⁻, the LMH664X find applications in low voltage/low power applications. Even with 3V supplies, the -3dB BW (@ $A_V = +1$) is typically 115MHz with a tested limit of 80MHz. Production testing guarantees that process variations with not compromise speed. High frequency response is exceptionally stable confining the typical -3dB BW over the industrial temperature range to $\pm 2.5\%$.

As can be seen from the typical performance plots, the LMH664X output current capability (~75mA) is enhanced compared to AD805X. This enhancement, increases the output load range, adding to the LMH664X's versatility.

Because of the LMH664X's high output current capability attention should be given to device junction temperature in order not to exceed the Absolute Maximum Rating.

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See *Figure 1*:




FIGURE 1. Input and Output Shown with CMVR Exceeded

However, if the input voltage range of -0.5V to 1V from V⁺ is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10mA.

Output overdrive recovery time is less than 100ns as can be seen from *Figure 2* plot:




FIGURE 2. Overload Recovery Waveform

INPUT AND OUTPUT TOPOLOGY

All input / output pins are protected against excessive voltages by ESD diodes connected to V+ and V- rails (see Figure 3). These diodes start conducting when the input / output pin voltage approaches 1V_{he} beyond V+ or V- to protect against over voltage. These diodes are normally reverse biased. Further protection of the inputs is provided by the two resistors (R in Figure 3), in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. The combination of these resistors and diodes reduces excessive differential input voltages approaching 2V_{he}. The most common situation when this occurs is when the device is used as a comparator (or with little or no feedback) and the device inputs no longer follow each other. In such a case, the diodes may conduct. As a consequence, input current increases and the differential input voltage is clamped. It is important to make sure that the subsequent current flow through the device input pins does not violate the Absolute Maximum Ratings of the device. To limit the current through this protection circuit, extra series resistors can be placed. Together with the built-in series resistors of several hundred ohms, these ex-

ternal resistors can limit the input current to a safe number (i.e. < 10mA). Be aware that these input series resistors may impact the switching speed of the device and could slow down the device.




FIGURE 3. Input Equivalent Circuit

SINGLE SUPPLY, LOW POWER PHOTODIODE AMPLIFIER

The circuit shown in *Figure 4* is used to amplify the current from a photo-diode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to $1mA_{pp}$ from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (C_d) from the Op Amp input in order to maximize speed. Input is AC coupled through

C1 to ease biasing and allow single supply operation. With 5V single supply, the device input/output is shifted to near half supply using a voltage divider from $V_{\rm CC}$. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an R_f is selected, there is a need for C_f in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together ($C_{\rm IN}$) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counter-acting the effect of the $C_{\rm IN}$ and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin.

$$C_F = \sim SQRT[(C_{IN})/(2\pi \cdot GBWP \cdot R_F)]$$
 (1)

where GBWP is the Gain Bandwidth Product of the Op Amp Optimized as such, the I-V converter will have a theoretical pole, $f_{\rm p}$, at:

$$f_P = SQRT[GBWP/(2\pi R_F \cdot C_{IN})]$$
 (2)

With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well, $C_{\rm IN}=6pF$. From the typical performance plots, LMH6642/6643 family GBWP is approximately 57MHz. Therefore, with $R_{\rm f}=1k$, from Equation 1 and 2 above.

$$C_f = \sim 4.1 pF$$
, and $f_p = 39 MHz$




FIGURE 4. Single Supply Photodiode I-V Converter

For this example, optimum $C_{\rm f}$ was empirically determined to be around 5pF. This time domain response is shown in *Figure 5* below showing about 9ns rise/fall times, corresponding to about 39MHz for $f_{\rm p}$. The overall supply current from the +5V supply is around 5mA with no load.




FIGURE 5. Converter Step Response (1Vpp, 20 ns/DIV)

PRINTED CIRCUIT BOARD LAYOUT AND COMPONENT VALUES SECTION

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board PN
LMH6642QMF	5-Pin SOT-23	LMH730216
LMH6643QMM	8-Pin MSOP	LMH730123

Another important parameter in working with high speed/high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.


Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	Features
5-Pin SOT23	LMH6642QMF		1k Units Tape and Reel	MF05A	AEC-Q100 Grade 3
	LMH6642QMFX	A64Q	3k Units Tape and Reel		qualified. Automotive Grade Production Flow**
8-Pin MSOP	LMH6643QMM		1k Units Tape and Reel		AEC-Q100 Grade 3
	LMH6643QMMX	643Q	3.5k Units Tape and Reel	MUA08A	qualified. Automotive Grade Production Flow**


^{**}Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC-Q100 standard. Automotive grade products are identified with the letter Q. For more information go to http://www.national.com/automotive.

MF05A (Rev D)

Physical Dimensions inches (millimeters) unless otherwise noted



5-Pin SOT23 NS Package Number MF05A



8-Pin MSOP NS Package Number MUA08A

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Wireless Connectivity

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors**

TI E2E Community Home Page

www.ti.com/omap

www.ti.com/wirelessconnectivity

e2e.ti.com