




CapSense™ PSoC[®] Programmable System-on-Chip™

Features

- Low Power, Configurable CapSense™
 - □ Configurable capacitive sensing elements
 - □ 2.4V to 5.25V operating voltage
 - □ Low operating current
 - Active 1.5 mA (at 3.0V, 12 MHz)
 - Sleep 2.8 μA (at 3.3V)
 - □ Supports up to 25 capacitive buttons
 - Supports one slider
 - □ Up to 10 cm proximity sensing
 - □ Supports up to 28 General Purpose IO (GPIO) pins
 - · Drive LEDs and other outputs
 - □ Configurable LED behavior (fading, strobing)
 - □ LED color mixing (RBG LEDs)
 - □ Pull Up, High Z, Open Drain, and CMOS drive modes on all GPIO
 - □ Internal ±5.0% 6 or12 MHz main oscillator
 - □ Internal low speed oscillator at 32 kHz
 - □ Low external component count
 - · No external crystal or oscillator components
 - · No external voltage regulator required

- High Performance CapSense
 - □ Ultra fast scan speed—1 kHz (nominal)
 - □ Reliable finger detection through 5 mm thick acrylic
 - □ Excellent EMI and AC noise immunity
- Industry Best Flexibility
 - □ 8K Flash program storage 50,000 Erase and Write cycles
 - □ 512 bytes SRAM data storage
 - □ Bootloader for ease of field reprogramming
 - □ Partial Flash updates
 - □ Flexible Flash protection modes
- □ Interrupt controller
- ☐ In-System Serial Programming (ISSP)
- ☐ Free complete development tool (PSoC Designer™)
- □ Full Featured, In-Circuit Emulator and Programmer
 - · Full speed emulation
 - · Complex breakpoint structure
 - 128K trace memory
- Additional System Resources
 - □ Configurable communication speeds
 - □ I²C Slave
 - □ SPI Master and SPI Slave
 - □ Watchdog and Sleep timers
 - □ Internal voltage reference
 - □ Integrated supervisory circuit



Cypress Semiconductor CorporationDocument Number: 001-41947 Rev. *D

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised April 15, 2009



PSoC® Functional Overview

The PSoC family consists of many mixed-signal arrays with on-chip controller devices. These devices are designed to replace multiple traditional MCU based system components with one, low cost single chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The PSoC architecture for this device family is comprised of three main areas: Core, System Resources, and CapSense Analog System. A common, versatile bus allows connection between IO and the analog system. Each PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 28 general purpose IO (GPIO) are also included. The GPIO provide access to the MCU and analog mux.

PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 12 MHz. The M8C is a 2-MIPS, 8-bit Harvard architecture microprocessor.


System Resources provide additional capability, such as a configurable I²C slave or SPI master-slave communication interface and various system resets supported by the M8C.

The Analog System is composed of the CapSense PSoC block and an internal 1.8V analog reference. Together, they support capacitive sensing of up to 28 inputs.

CapSense Analog System

The Analog System contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

Figure 1. Analog System Block Diagram



Analog Multiplexer System

The Analog Mux Bus connects to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. The Analog Multiplexer System in the device family is optimized for basic CapSense functionality. It supports sensing of CapSense buttons, proximity sensors, and a single slider. Other multiplexer applications include:

- Capacitive slider interface.
- Chip-wide mux that allows analog input from any IO pin.
- Crosspoint connection between any IO pin combinations.


When designing capacitive sensing applications, refer to the latest signal to noise signal level requirements application notes, which are found in http://www.cypress.com > DESIGN RESOURCES > Application Notes. In general, and unless otherwise noted in the relevant application notes, the minimum signal-to-noise ratio (SNR) requirement for CapSense applications is 5:1.



Typical Application

Figure 2 illustrates a typical application: CapSense multimedia keys for a notebook computer with a slider, four buttons, and four LEDs.

Figure 2. CapSense Multimedia Button-Board Application



Additional System Resources

System Resources, some of which are previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. Brief statements describing the merits of each system resource follow

- The I²C slave and SPI master-slave module provides 50, 100, or 400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.8V reference provides an absolute reference for capacitive sensing.
- The 5V maximum input, 3V fixed output, low dropout regulator (LDO) provides regulation for IOs. A register controlled bypass mode allows the user to disable the LDO.

Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming information, see the PSoC® Programmable System-on-Chip Technical Reference Manual for CY8C28xxx PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at www.cypress.com/psoc.

Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: www.cypress.com/psoc. Select Application Notes under the Documentation tab.

Development Kits

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

Cypros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, call technical support at 1-800-541-4736.



Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

PSoC Designer Software Subsystems

System-Level View

A drag-and-drop visual embedded system design environment based on PSoC Express. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.4. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

Code Generation Tools

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

[+] Feedback

Page 4 of 34



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select components
- 2. Configure components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view, the components are called "user modules". User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties.

Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver

property, and other information you may need to successfully implement your design.

Organize and Connect

You can build signal chains at the chip level by interconnecting user modules to each other and the IO pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger subsystem. The Debugger downloads the and HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Table 1. List of Acronyms

Acronym	Description
AC	Alternating Current
API	Application Programming Interface
CPU	Central Processing Unit
DC	Direct Current
GPIO	General Purpose IO
GUI	Graphical User Interface
ICE	In-Circuit Emulator
ILO	Internal Low Speed Oscillator
IMO	Internal Main Oscillator
Ю	Input And Output
LSb	Least Significant Bit
LVD	Low Voltage Detect
MSb	Most Significant Bit
POR	Power On Reset
PPOR	Precision Power On Reset
PSoC [®]	Programmable System-on-Chip [®]
SLIMO	Slow IMO
SRAM	Static Random Access Memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 7 on page 13 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



Pinouts

This section describes, lists, and illustrates the CY8C20224, CY8C20324, CY8C20424, and CY8C20524 PSoC device pins and pinout configurations.

The PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, and XRES are not capable of Digital IO.

16-Pin Part Pinout

Figure 3. CY8C20224 16-Pin PSoC Device




Table 2. 16-Pin Part Pinout (COL)

Pin No.	Digital	Analog	Name	Description
1	Ю	I	P2[5]	
2	Ю	I	P2[1]	
3	IOH	I	P1[7]	I ² C SCL, SPI SS
4	IOH	I	P1[5]	I ² C SDA, SPI MISO
5	IOH	I	P1[3]	SPI CLK
6	IOH	I	P1[1]	CLK ^[1] , I ² C SCL, SPI MOSI
7	Po	wer	Vss	Ground connection
8	IOH	I	P1[0]	DATA ^[1] , I ² C SDA
9	IOH	I	P1[2]	
10	IOH	I	P1[4]	Optional external clock input (EXTCLK)
11	In	put	XRES	Active high external reset with internal pull down
12	Ю	I	P0[4]	
13	Po	wer	Vdd	Supply voltage
14	Ю	l	P0[7]	
15	Ю	ı	P0[3]	Integrating input
16	Ю		P0[1]	Integrating input

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive

Note

Document Number: 001-41947 Rev. *D

^{1.} These are the ISSP pins, that are not High Z at POR (Power On Reset). Refer the PSoC Programmable System-on-Chip Technical Reference Manual for details.



24-Pin Part Pinout

Figure 4. CY8C20324 24-Pin PSoC Device




Table 3. 24-Pin Part Pinout (QFN [2])

Pin No.	Digital	Analog	Name	Description			
1	Ю	I	P2[5]				
2	Ю	I	P2[3]				
3	Ю	I	P2[1]				
4	IOH	I	P1[7]	I ² C SCL, SPI SS			
5	IOH	I	P1[5]	I ² C SDA, SPI MISO			
6	IOH	I	P1[3]	SPI CLK			
7	IOH	I	P1[1]	CLK ^[1] , I ² C SCL, SPI MOSI			
8			NC	No connection			
9	Po	ower	Vss	Ground connection			
10	IOH	I	P1[0]	DATA ^[1] , I ² C SDA			
11	IOH	I	P1[2]				
12	IOH	I	P1[4]	Optional external clock input (EXTCLK)			
13	IOH	I	P1[6]				
14	Ir	nput	XRES	Active high external reset with internal pull down			
15	Ю	I	P2[0]				
16	Ю	I	P0[0]				
17	Ю	I	P0[2]				
18	Ю	I	P0[4]				
19	Ю	I	P0[6]				
20	Po	ower	Vdd	Supply voltage			
21	Ю	I	P0[7]				
22	Ю	I	P0[5]				
23	Ю	I	P0[3]	Integrating input			
24	Ю	I	P0[1]	Integrating input			
CP	Po	ower	Vss	Center pad is connected to ground			

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive

Note

Document Number: 001-41947 Rev. *D Page 8 of 34

The center pad on the QFN package is connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it is
electrically floated and not connected to any other signal.



28-Pin Part Pinout

Figure 5. CY8C20524 28-Pin PSoC Device




Table 4. 28-Pin Part Pinout (SSOP)

Pin No.	Digital	Analog	Name	Description
1	Ю	I	P0[7]	
2	Ю	I	P0[5]	
3	Ю	I	P0[3]	Integrating Input
4	Ю	I	P0[1]	Integrating Input
5	Ю	I	P2[7]	
6	Ю	I	P2[5]	
7	0	I	P2[3]	
8	Ю	I	P2[1]	
9	Po	wer	Vss	Ground connection
10	IOH	I	P1[7]	I ² C SCL, SPI SS
11	IOH	I	P1[5]	I ² C SDA, SPI MISO
12	IOH	I	P1[3]	SPI CLK
13	IOH	I	P1[1]	CLK ^[1] , I ² C SCL, SPL MOSI
14	Po	wer	Vss	Ground connection
15	IOH	I	P1[0]	Data ^[1] , I ² C SDA
16	IOH	I	P1[2]	
17	IOH	I	P1[4]	Optional External Clock Input (EXTCLK)
18	IOH	I	P1[6]	
19		put	XRES	Active high external reset with internal pull down
20	0	I	P2[0]	
21	Ю	I	P2[2]	
22	10	I	P2[4]	
23	Ю	I	P2[6]	
24	Ю	I	P0[0]	
25	Ю	I	P0[2]	
26	Ю	I	P0[4]	
27	Ю	I	P0[6]	
28	Po	wer	Vdd	Supply voltage

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive

Document Number: 001-41947 Rev. *D



32-Pin Part Pinout

Figure 6. CY8C20424 32-Pin PSoC Device




Table 5. 32-Pin Part Pinout (QFN [2])

Pin No.	Digital	Analog	Name	Description
1	Ю	Ī	P0[1]	Integrating Input
2	Ю	I	P2[7]	
3	Ю	I	P2[5]	
4	Ю	I	P2[3]	
5	Ю	I	P2[1]	
6	Ю		P3[3]	
7	Ю		P3[1]	
8	IOH	I	P1[7]	I ² C SCL, SPI SS
9	IOH	1	P1[5]	I ² C SDA, SPI MISO
10	IOH	I	P1[3]	SPI CLK
11	IOH	I	P1[1]	CLK ^[1] , I ² C SCL, SPI MOSI
12	Po	Power Vss		Ground connection
13	IOH	I	P1[0]	DATA ^[1] , I ² C SDA
14	IOH	Ţ	P1[2]	
15	IOH	I	P1[4]	Optional external clock input (EXTCLK)
16	IOH	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	Ю	I	P3[0]	
19	Ю	1	P3[2]	
20	0	-	P2[0]	
21	Ю	I	P2[2]	
22	Ю	I	P2[4]	
23	Ю	-	P2[6]	
24	Ю	I	P0[0]	
25	Ю	1	P0[2]	

Document Number: 001-41947 Rev. *D Page 10 of 34



Table 5. 32-Pin Part Pinout (QFN [2]) (continued)

Pin No.	Digital	Analog	Name	Description
26	Ю	I	P0[4]	
27	Ю	I	P0[6]	
28	Po	wer	Vdd	Supply voltage
29	Ю	I	P0[7]	
30	Ю	I	P0[5]	
31	Ю	I	P0[3]	Integrating input
32	Power Vss		Vss	Ground connection
СР	Po	wer	Vss	Center pad is connected to ground

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive

48-Pin OCD Part Pinout

The 48-Pin QFN part table and pin diagram is for the CY8C20024 On-Chip Debug (OCD) PSoC device. This part is only used for in-circuit debugging. It is NOT available for production.

NC Vss P0[3], AI P0[5], AI P0[7], AI OCDD CCDO Vdd NC NC P0[4], AI AI, P0[1] P0[2], AI P0[0], AI P2[6], AI P2[4], AI AI, P2[7] AI, P2[5] 33 OCD 32 AI, P2[3] AI, P2[1] QFN 31 💳 P2[2], AI AI, P3[3] 30 **=** P2[0], AI P3[2], AI P3[0], AI AI, P3[1] (Top View) AI, I2C SCL, SPI SS, P1[7] AI, I2C SCL, SPI 55, 1 1, 1, 2C SDA, SPI MISO, P1[5] NC 28 **=** 27 **=** Al, CLK*, IZC SCL, SPI MOSI, P1(1) = 16

Vis = 17

CCLK = 18

HCLK = 19

Al, DATA*, IZC SDA, P1(2) = 21

NC = 24

NC = 2 XRES P1[6], AI P1[4], EXTCLK, AI NC

Figure 7. CY8C20024 OCD PSoC Device

Table 6. 48-Pin OCD Part Pinout (QFN [2])

Pin No.	Digital	Analog	Name	Description
1			NC	No connection
2	Ю	I	P0[1]	Integrating Input
3	Ю	ļ	P2[7]	
4	Ю	I	P2[5]	
5	Ю	I	P2[3]	
6	Ю	I	P2[1]	
7	Ю	I	P3[3]	
8	Ю	I	P3[1]	
9	IOH	I	P1[7]	I ² C SCL, SPI SS

Document Number: 001-41947 Rev. *D



Table 6. 48-Pin OCD Part Pinout (QFN $^{[2]}$) (continued)

Pin No.	Digital	Analog	Name	Description
10	IOH	I	P1[5]	I ² C SDA, SPI MISO
11			NC	No connection
12			NC	No connection
13			NC	No connection
14			NC	No connection
15	IOH	I	P1[3]	SPI CLK
16	IOH	I	P1[1]	CLK ^[1] , I ² C SCL, SPI MOSI
17	Po	wer	Vss	Ground connection
18			CCLK	OCD CPU clock output
19			HCLK	OCD high speed clock output
20	IOH	I	P1[0]	DATA ^[1] , I ² C SDA
21	IOH	I	P1[2]	
22			NC	No connection
23			NC	No connection
24			NC	No connection
25	IOH	I	P1[4]	Optional external clock input (EXTCLK)
26	IOH	I	P1[6]	
27	In	put	XRES	Active high external reset with internal pull down
28	Ю	I	P3[0]	
29	Ю	I	P3[2]	
30	Ю	I	P2[0]	
31	Ю	I	P2[2]	
32	Ю	I	P2[4]	
33	Ю	I	P2[6]	
34	Ю	I	P0[0]	
35	Ю	I	P0[2]	
36	IO	l	P0[4]	
37			NC	No connection
38			NC	No connection
39			NC	No connection
40	10	I	P0[6]	
41	P0	wer	Vdd	Supply voltage
42			OCDE	OCD odd data output
43	10	1	OCDE	OCD even data IO
44	10	l	P0[7]	
45 46	10 10	l	P0[5] P0[3]	Integrating input
47		wer	Vss	Ground connection
48	70	MACI	NC	No connection
CP	Po	wer	Vss	Center pad is connected to ground
OF	70	MACI	v 33	Control pad is confinedted to ground

A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive.

Document Number: 001-41947 Rev. *D Page 12 of 34




Electrical Specifications


This section presents the DC and AC electrical specifications of the CY8C20224, CY8C20324, CY8C20424, and CY8C20524 PSoC devices. For the latest electrical specifications, visit the web at http://www.cypress.com/psoc.

Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 100°C as specified, except where noted.

Refer to Table 17 on page 19 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

Figure 8. Voltage versus CPU Frequency and IMO Frequency Trim Options





The following table lists the units of measure that are used in this section.

Table 7. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°С	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	picoampere
MΩ	megaohm	pF	picofarad
μΑ	microampere	pp	peak-to-peak
μF	microfarad	ppm	parts per million
μН	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	S	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

Document Number: 001-41947 Rev. *D

Page 13 of 34



Absolute Maximum Ratings

Table 8. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduces data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability.
T _A	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	_	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch-up Current	_	-	200	mA	

Operating Temperature

Table 9. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	_	+85	°C	
TJ	Junction Temperature	-40	ı	+100		The temperature rise from ambient to junction is package specific. See Table 32 on page 29. The user must limit the power consumption to comply with this requirement.

Document Number: 001-41947 Rev. *D Page 14 of 34



DC Electrical Characteristics

DC Chip Level Specifications

Table 10 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$. These are for design guidance only.

Table 10. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	2.40	_	5.25	V	
I _{DD12}	Supply Current, IMO = 12 MHz	-	1.5	2.5	mA	Conditions are Vdd = 3.0V, $T_A = 25^{\circ}$ C, CPU = 12 MHz.
I _{DD6}	Supply Current, IMO = 6 MHz	-	1	1.5	mA	Conditions are Vdd = 3.0V, T _A = 25°C, CPU = 6 MHz.
I _{SB27}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and Internal Slow Oscillator Active. Mid Temperature Range.	_	2.6	4	μА	Vdd = 2.55V, 0° C \leq T _A \leq 40° C.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and Internal Slow Oscillator Active.	-	2.8	5	μА	Vdd = 3.3V, -40° C $\leq T_{A} \leq 85^{\circ}$ C.

DC General Purpose IO Specifications

Unless otherwise noted, Table 11 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le TA \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le TA \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le TA \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$. These are for design guidance only.

Table 11. 5V and 3.3V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull Up Resistor	4	5.6	8	kΩ	
V _{OH1}	High Output Voltage Port 0, 2, or 3 Pins	Vdd - 0.2	1	-	V	IOH ≤ 10 μA, Vdd ≥ 3.0V, maximum of 20 mA source current in all IOs.
V _{OH2}	High Output Voltage Port 0, 2, or 3 Pins	Vdd - 0.9	1	-	V	IOH = 1 mA, Vdd ≥ 3.0V, maximum of 20 mA source current in all IOs.
V _{OH3}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	Vdd - 0.2	1	-	V	IOH < 10 μA, Vdd ≥ 3.0V, maximum of 10 mA source current in all IOs.
V _{OH4}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	Vdd - 0.9	1	-	V	IOH = 5 mA, Vdd ≥ 3.0V, maximum of 20 mA source current in all IOs.
V _{OH5}	High Output Voltage Port 1 Pins with 3.0V LDO Regulator Enabled	2.7	3.0	3.3	V	IOH<10 uA, Vdd ≥ 3.1V, maximum of 4 IOs all sourcing 5 mA.
V _{OH6}	High Output Voltage Port 1 Pins with 3.0V LDO Regulator Enabled	2.2	1	-	V	IOH = 5 mA, Vdd ≥ 3.1V, maximum of 20 mA source current in all IOs.
V _{OH7}	High Output Voltage Port 1 Pins with 2.4V LDO Regulator Enabled	2.1	2.4	2.7	V	IOH < 10 μA, Vdd ≥ 3.0V, maximum of 20 mA source current in all IOs.
V _{OH8}	High Output Voltage Port 1 Pins with 2.4V LDO Regulator Enabled	2.0	1	_	V	IOH < 200 μA, Vdd ≥ 3.0V, maximum of 20 mA source current in all IOs.
V _{OH9}	High Output Voltage Port 1 Pins with 1.8V LDO Regulator Enabled	1.6	1.8	2.0	V	$\begin{array}{l} IOH < 10~\mu\text{A} \\ 3.0V \leq Vdd \leq 3.6V \\ 0^{\text{O}}\text{C} \leq \text{TA} \leq 85^{\text{O}}\text{C} \\ \text{Maximum of 20 mA source current} \\ \text{in all IOs.} \end{array}$

Document Number: 001-41947 Rev. *D Page 15 of 34



Table 11. 5V and 3.3V DC GPIO Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OH10}	High Output Voltage Port 1 Pins with 1.8V LDO Regulator Enabled	1.5	_	-	V	$\begin{array}{l} IOH < 100~\mu A \\ 3.0V \leq Vdd \leq 3.6V \\ 0^{o}C \leq TA \leq 85^{o}C \\ Maximum of 20~mA source current \\ in all IOs. \end{array}$
V _{OL}	Low Output Voltage	-	_	0.75	٧	IOL = 20 mA, Vdd > 3.0V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]).
V _{IL}	Input Low Voltage	-	_	8.0	V	$3.0V \le Vdd \le 5.25V$
V _{IH}	Input High Voltage	2.0	_		V	$3.0V \le Vdd \le 5.25V$
V_{H}	Input Hysteresis Voltage	-	140	-	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 μA
C _{IN}	Capacitive Load on Pins as Input	0.5	1.7	5	pF	Package and pin dependent temperature = 25°C
C _{OUT}	Capacitive Load on Pins as Output	0.5	1.7	5	pF	Package and pin dependent temperature = 25°C

Table 12. 2.7V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull Up Resistor	4	5.6	8	kΩ	
V _{OH1}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	Vdd - 0.2	_	_	V	IOH < 10 μA, maximum of 10 mA source current in all IOs.
V _{OH2}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	Vdd - 0.5	-	-	V	IOH = 2 mA, maximum of 10 mA source current in all IOs.
V _{OL}	Low Output Voltage	-	-	0.75	V	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5]).
V _{OLP1}	Low Output Voltage Port 1 Pins	-	-	0.4	V	IOL=5 mA Maximum of 50 mA sink current on even port pins (for example, P0[2] and P3[4]) and 50 mA sink current on odd port pins (for example, P0[3] and P2[5]). $2.4V \le Vdd \le 3.0V$
V_{IL}	Input Low Voltage	_	-	0.75	V	$2.4V \le Vdd \le 3.0V$
V _{IH1}	Input High Voltage	1.4	-	_	V	$2.4V \le Vdd \le 2.7V$
V _{IH2}	Input High Voltage	1.6	-	_	V	$2.7V \le Vdd \le 3.0V$
V_{H}	Input Hysteresis Voltage	-	60	_	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	_	nA	Gross tested to 1 μA
C _{IN}	Capacitive Load on Pins as Input	0.5	1.7	5	pF	Package and pin dependent temperature = 25°C
C _{OUT}	Capacitive Load on Pins as Output	0.5	1.7	5	pF	Package and pin dependent temperature = 25°C

Document Number: 001-41947 Rev. *D Page 16 of 34



DC Analog Mux Bus Specifications

Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, 3.0V to 3.6V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, or 2.4V to 3.0V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 13. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{SW}	Switch Resistance to Common Analog Bus	_	-	400 800	Ω	$Vdd \ge 2.7V$ $2.4V \le Vdd \le 2.7V$

DC Low Power Comparator Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40° C \leq T_A \leq 85 $^{\circ}$ C, 3.0V to 3.6V and -40° C \leq T_A \leq 85 $^{\circ}$ C, or 2.4V to 3.0V and -40° C \leq T_A \leq 85 $^{\circ}$ C, respectively. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 14. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	_	Vdd – 1	V	
I _{SLPC}	LPC supply current	_	10	40	μΑ	
V _{OSLPC}	LPC voltage offset	_	2.5	30	mV	

DC POR and LVD Specifications

Table 15 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, 3.0V to 3.6V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, or 2.4V to 3.0V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 15. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip					Vdd is greater than or equal to 2.5V
VPPOR0	PORLEV[1:0] = 00b	_	2.36	2.40	V	during startup, reset from the XRES
VPPOR1	PORLEV[1:0] = 01b	_	2.60	2.65	V	pin, or reset from Watchdog.
VPPOR2	PORLEV[1:0] = 10b	_	2.82	2.95	V	
	Vdd Value for LVD Trip					
VLVD0	VM[2:0] = 000b	2.39	2.45	2.51 ^[3]	V	
VLVD1	VM[2:0] = 001b	2.54	2.71	2.78 ^[4]	V	
VLVD2	VM[2:0] = 010b	2.75	2.92	2.99 ^[5]	V	
VLVD3	VM[2:0] = 011b	2.85	3.02	3.09	V	
VLVD4	VM[2:0] = 100b	2.96	3.13	3.20	V	
VLVD5	VM[2:0] = 101b	_	_	_	V	
VLVD6	VM[2:0] = 110b	_	_	_	V	
VLVD7	VM[2:0] = 111b	4.52	4.73	4.83	V	

- Always greater than 50 mV above V_{PPOR} (PORLEV = 00) for falling supply.
 Always greater than 50 mV above V_{PPOR} (PORLEV = 01) for falling supply.
 Always greater than 50 mV above V_{PPOR} (PORLEV = 10) for falling supply.



DC Programming Specifications

Table 16 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, 3.0V to 3.6V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, or 2.4V to 3.0V and $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 16. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd _{IWRITE}	Supply Voltage for Flash Write Operations	2.70	_	_	V	
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	_	_	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.2	_	_	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	_	_	0.2	mA	Driving internal pull down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	_	_	1.5	mA	Driving internal pull down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	_	_	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd –1.0	_	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	_	_	_	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^[6]	1,800,0 00	_	-	-	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	_	_	Years	

Note

Document Number: 001-41947 Rev. *D Page 18 of 34

^{6.} A maximum of 36 x 50,000 block endurance cycles is allowed. This is balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).



AC Electrical Characteristics

AC Chip Level Specifications

Table 17 and Table 18 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 17. 5V and 3.3V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{CPU1}	CPU Frequency (3.3V Nominal)	0.75	_	12.6	MHz	12 MHz only for SLIMO Mode = 0
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F _{IMO12}	Internal Main Oscillator Stability for 12 MHz (Commercial Temperature) ^[7]	11.4	12	12.6	MHz	Trimmed for 3.3V operation using factory trim values. See Figure 8 on page 13, SLIMO Mode = 0.
F _{IMO6}	Internal Main Oscillator Stability for 6 MHz (Commercial Temperature)	5.70	6.0	6.30	MHz	Trimmed for 3.3V operation using factory trim values. See Figure 8 on page 13, SLIMO Mode = 1.
DC _{IMO}	Duty Cycle of IMO	40	50	60	%	
T _{RAMP}	Supply Ramp Time	0	_	_	μS	
T _{XRST}	External Reset Pulse Width	10	_	_	μS	

Table 18. 2.7V AC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{CPU1A}	CPU Frequency (2.7V Nominal)	0.75	-	3.25	MHz	2.4V < Vdd < 3.0V.
F _{CPU1B}	CPU Frequency (2.7V Minimum)	0.75	-	6.3	MHz	2.7V < Vdd < 3.0V.
F _{32K1}	Internal Low Speed Oscillator Frequency	8	32	96	kHz	
F _{IMO12}	Internal Main Oscillator Stability for 12 MHz (Commercial Temperature) ^[7]	11.0	12	12.9	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 8 on page 13, SLIMO Mode = 0.
F _{IMO6}	Internal Main Oscillator Stability for 6 MHz (Commercial Temperature)	5.60	6.0	6.40	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 8 on page 13, SLIMO Mode = 1.
DC _{IMO}	Duty Cycle of IMO	40	50	60	%	
T _{RAMP}	Supply Ramp Time	0	_	_	μS	
T _{XRST}	External Reset Pulse Width	10	_	_	μS	

7. 0 to 70 °C ambient, Vdd = 3.3 V.



AC General Purpose IO Specifications

Table 19 and Table 20 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 19. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	6	MHz	Normal Strong Mode, Port 1.
TRise023	Rise Time, Strong Mode, Cload = 50 pF Ports 0, 2, 3	15	_	80	ns	Vdd = 3.0 to 3.6V and 4.75V to 5.25V, 10% - 90%
TRise1	Rise Time, Strong Mode, Cload = 50 pF Port 1	10	_	50	ns	Vdd = 3.0 to 3.6V, 10% - 90%
TFall	Fall Time, Strong Mode, Cload = 50 pF All Ports	10	_	50	ns	Vdd = 3.0 to 3.6V and 4.75V to 5.25V, 10% - 90%

Table 20. 2.7V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	1.5	MHz	Normal Strong Mode, Port 1.
TRise023	Rise Time, Strong Mode, Cload = 50 pF Ports 0, 2, 3	15	_	100	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TRise1	Rise Time, Strong Mode, Cload = 50 pF Port 1	10	_	70	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFall	Fall Time, Strong Mode, Cload = 50 pF All Ports	10	_	70	ns	Vdd = 2.4 to 3.0V, 10% - 90%

TFall

Figure 9. GPIO Timing Diagram



Table 21 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$. These are for design guidance only.

Table 21. AC Operational Amplifier Specifications

90%

10%

TRise023 TRise1

GPIO Pin Output Voltage

Symbol	Description	Min	Тур	Max	Units	Notes
T _{COMP}	Comparator Response Time, 50 mV Overdrive			100 200	ns ns	Vdd ≥ 3.0V 2.4V < Vcc < 3.0V

Document Number: 001-41947 Rev. *D Page 20 of 34



AC Analog Mux Bus Specifications

Table 22 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$. These are for design guidance only.

Table 22. AC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{SW}	Switch Rate	_	_	3.17	MHz	

AC Low Power Comparator Specifications

Table 23 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 23. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	_	_	50	μS	\geq 50 mV overdrive comparator reference set within V_{REFLPC} .

AC External Clock Specifications

Table 24, Table 25, and Table 26 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$. These are for design guidance only.

Table 24. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency	0.750	ı	12.6	MHz	
_	High Period	38	-	5300	ns	
_	Low Period	38	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

Table 25. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU Clock divide by 1	0.750	I	12.6	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
_	High Period with CPU Clock divide by 1	41.7	_	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7	-	-	ns	
_	Power Up IMO to Switch	150	_	_	μS	

Document Number: 001-41947 Rev. *D Page 21 of 34



Table 26. 2.7V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT1A}	Frequency with CPU Clock divide by 1 (2.7V Nominal)	0.75	-	3.08	MHz	2.4V < Vdd < 3.0V. Maximum CPU frequency is 3 MHz at 2.7V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT1B}	Frequency with CPU Clock divide by 1 (2.7V Minimum)	0.75	_	6.3	MHz	2.7V < Vdd < 3.0V. Maximum CPU frequency is 3 MHz at 2.7V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT2A}	Frequency with CPU Clock divide by 2 or greater (2.7V Nominal)	1.5	_	6.35	MHz	2.4V < Vdd < 3.0V. If the frequency of the external clock is greater than 3 MHz, the CPU clock divider is set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
F _{OSCEXT2B}	Frequency with CPU Clock divide by 2 or greater (2.7V Minimum)	1.5	-	12.6	MHz	2.7V < Vdd < 3.0V. If the frequency of the external clock is greater than 3 MHz, the CPU clock divider is set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	160	_	5300	ns	
-	Low Period with CPU Clock divide by 1	160	-	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

AC Programming Specifications

Table 27 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$ respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$. These are for design guidance only.

Table 27. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	_	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	_	20	ns	
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	_	-	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	-	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	_	15	_	ms	
T _{WRITE}	Flash Block Write Time	-	30	-	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	_	_	45	ns	3.6 < Vdd
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	_	_	50	ns	$3.0 \le Vdd \le 3.6$
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	_	_	70	ns	$2.4 \leq Vdd \leq 3.0$

Document Number: 001-41947 Rev. *D Page 22 of 34



AC SPI Specifications

Table 28 and Table 29 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 28. 5V and 3.3V AC SPI Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{SPIM}	Maximum Input Clock Frequency Selection, Master	_	_	6.3	MHz	Output clock frequency is half of input clock rate.
F _{SPIS}	Maximum Input Clock Frequency Selection, Slave	_	_	2.05	MHz	
T _{SS}	Width of SS_ Negated Between Transmissions	50	_	-	ns	

Table 29. 2.7V AC SPI Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{SPIM}	Maximum Input Clock Frequency Selection, Master	_	_	3.15	MHz	Output clock frequency is half of input clock rate
F _{SPIS}	Maximum Input Clock Frequency Selection, Slave	_	_	1.025	MHz	
T _{SS}	Width of SS_ Negated Between Transmissions	50	_	_	ns	

AC I²C Specifications

Table 30 and Table 31 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C. These are for design guidance only.

Table 30. AC Characteristics of the I2C SDA and SCL Pins for Vdd ≥ 3.0V

Compleal	Decemention	Standa	rd Mode	Fast	Mode	l lusites	Notes
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCL} I ² C	SCL Clock Frequency	0	100	0	400	kHz	
T _{HDSTA} I ² C	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μS	
T _{LOW} I ² C	LOW Period of the SCL Clock	4.7	_	1.3	-	μS	
T _{HIGH} I ² C	HIGH Period of the SCL Clock	4.0	_	0.6	-	μS	
T _{SUSTA} I ² C	Setup Time for a Repeated START Condition	4.7	_	0.6	_	μS	
T _{HDDAT} I ² C	Data Hold Time	0	_	0	-	μS	
T _{SUDAT} I ² C	Data Setup Time	250	_	100 ^[8]	_	ns	
T _{SUSTO} I ² C	Setup Time for STOP Condition	4.0	_	0.6	_	μS	
T _{BUF} I ² C	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μS	
T _{SP} I ² C	Pulse Width of spikes are suppressed by the input filter	_	_	0	50	ns	

Note

Document Number: 001-41947 Rev. *D Page 23 of 34


^{8.} A Fast Mode I²C bus device is used in a Standard Mode I²C bus system but the requirement tSU; DAT Š 250 ns is met. This automatically is the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + tSU; DAT = 1000 + 250 = 1250 ns (according to the Standard Mode I²C bus specification) before the SCL line is released.



Table 31. 2.7V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode Not Supported)

Cumbal	Description	Standa	rd Mode	Fast	Mode	Units	Notes
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCL} I ² C	SCL Clock Frequency.	0	100	ı	_	kHz	
T _{HDSTA} I ² C	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	_	_	μS	
T _{LOW} I ² C	LOW Period of the SCL Clock.	4.7	_	_	_	μS	
T _{HIGH} I ² C	HIGH Period of the SCL Clock.	4.0	_	-	-	μS	
T _{SUSTA} I ² C	Setup Time for a Repeated START Condition.	4.7	_	_	_	μS	
T _{HDDAT} I ² C	Data Hold Time.	0	_	_	-	μS	
T _{SUDAT} I ² C	Data Setup Time.	250	_	_	-	ns	
T _{SUSTO} I ² C	Setup Time for STOP Condition.	4.0	_	-	-	μS	
T _{BUF} I ² C	Bus Free Time Between a STOP and START Condition.	4.7	_	_	_	μS	
T _{SP} I ² C	Pulse Width of spikes are suppressed by the input filter.	_	_	1	-	ns	

Figure 10. Definition for Timing for Fast or Standard Mode on the I2C Bus



Document Number: 001-41947 Rev. *D Page 24 of 34




Packaging Dimensions

This section illustrates the packaging specifications for the CY8C20224, CY8C20324, CY8C20424, and CY8C20524 PSoC devices, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled PSoC Emulator Pod Dimensions at http://www.cypress.com/design/MR10161.

Figure 11. 16-Pin (3x3 mm x 0.6 MAX) COL



PART NO.	DESCRIPTION
LG16A	LEAD-FREE
LD16A	STANDARD

NOTES:

- 1. JEDEC # MD-220
- 2. Package Welght: 0.014g
- 3. DIMENSIONS IN MM, MIN MAX

001-09116 *D



SIDE VIEW TOP VIEW **BOTTOM VIEW -**0.550±0.050 4.000±0.10 PIN #1 CORNER -0.150 REF 24 PIN 1 ID R0.200 \oplus 18 PIN 1 DOT / (LASER MARK) 4.000±0.10 2.50REF 2.650±0.10 +) 13 6 0.400±0.100 - 0.025^{+0.025} 12 O.08 C 2.650±0.10

Figure 12. 24-Pin (4x4 x 0.6 mm) QFN

NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. UNIT PACKAGE WEIGHT: 0.024 grams
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *B

Figure 13. 28-Pin (210-Mil) SSOP






Figure 14. 32-Pin (5x5 mm 0.60 MAX) QFN





Figure 15. 32-Pin (5X5X 0.60 Max) QFN



NOTES:

- 1. ZZZZZ HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-48913 *A






Figure 16. 48-Pin (7x7 mm) QFN

NOTES:

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART#	DESCRIPTION
LF48A	STANDARD
LY48A	LEAD FREE

 ${\bf Important} \ \ {\bf For\ information\ on\ the\ preferred\ dimensions\ for\ mounting\ the\ QFN\ packages,\ see\ the\ following\ application\ note\ at\ http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.$

It is important to note that pinned vias for thermal conduction are not required for the low power 24, 32, and 48-pin QFN PSoC devices.

Document Number: 001-41947 Rev. *D

001-12919 *A



Thermal Impedances

Table 32. Thermal Impedances Per Package

Package	Typical θ _{JA} ^[9]
16 COL	46 °C/W
24 QFN ^[10]	25 °C/W
28 SSOP	96 °C/W
32 QFN ^[10]	27 °C/W
48 QFN ^[10]	28 °C/W

Solder Reflow Peak Temperature

Table 33 lists the minimum solder reflow peak temperature to achieve good solderability.

Table 33. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature [11]	Maximum Peak Temperature
16 COL	240°C	260°C
24 QFN	240°C	260°C
28 SSOP	240°C	260°C
32 QFN	240°C	260°C
48 QFN	240°C	260°C

Notes

[+] Feedback

 ^{10.} To achieve the thermal impedance specified for the QFN package, the center thermal pad is soldered to the PCB ground plane.
 11. Higher temperatures is required based on the solder melting point. Typical temperatures for solder are 220 ± 5oC with Sn-Pb or 245 ± 5oC with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. This is used by thousands of PSoC developers. This robust software is facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com under DESIGN RESOURCES >> Software and Drivers.

PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

C Compilers

PSoC Designer comes with a free HI-TECH C Lite C compiler. The HI-TECH C Lite compiler is free, supports all PSoC devices, integrates fully with PSoC Designer and PSoC Express, and runs on Windows versions up to 32-bit Vista. Compilers with additional features are available at additional cost from their manufactures.

- HI-TECH C PRO for the PSoC is available from http://www.htsoft.com.
- ImageCraft Cypress Edition Compiler is available from http://www.imagecraft.com.

Development Kits

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

CY3210-ExpressDK PSoC Express Development Kit

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (used with ICE-Cube In-Circuit Emulator). It provides access to I²C buses, voltage reference, switches, upgradeable modules, and more. The kit includes:

- PSoC Express Software CD
- Express Development Board
- Four Fan Modules
- Two Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Page 30 of 34



Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

Device Programmers

All device programmers are purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable



Accessories (Emulation and Programming)

Table 34. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit [12]	Foot Kit [13]	Prototyping Module	Adapter [14]
CY8C20224-12LKXI	16 COL	Not available	Not available	CY3210-20X34	-
CY8C20324-12LQXI	24 QFN	CY3250-20334QFN	CY3250-24QFN-FK	CY3210-20X34	AS-24-28-01ML-6
CY8C20524-12PVXI	28 SSOP	CY3250-20534	CY3250-28SSOP-FK	CY3210-20X34	-
CY8C20424-12LKXI	32 QFN	CY3250-20434QFN	CY3250-32QFN-FK	CY3210-20X34	AS-32-28-03ML-6

Third Party Tools

Several tools are specially designed by the following third party vendors to accompany PSoC devices during development and production. Specific details of each of these tools are found at http://www.cypress.com under DESIGN RESOURCES >> Evaluation Boards.

Build a PSoC Emulator into Your Board

For details on emulating the circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer application note AN2323 "Build a PSoC Emulator into Your Board".

Notes

^{12.} Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

^{13.} Foot kit includes surface mount feet that is soldered to the target PCB.

^{14.} Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters is found at http://www.emulation.com.



Ordering Information


Table 35 lists the CY8C20224, CY8C20324, CY8C20424, and CY8C20524 PSoC devices key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Maximum Number of Buttons	Maximum Number of Sliders	Maximum Number of LEDs	Configurable LED Behavior (Fade, Strobe)	Proximity Sensing
16-Pin (3x3 mm 0.60 MAX) COL	CY8C20224-12LKXI	8K	512	10	1	13	Yes	Yes
16-Pin (3x3 mm 0.60 MAX) COL (Tape and Reel)	CY8C20224-12LKXIT	8K	512	10	1	13	Yes	Yes
24-Pin (4x4 mm 0.60 MAX) QFN	CY8C20324-12LQXI	8K	512	17	1	20	Yes	Yes
24-Pin (4x4 mm 0.60 MAX) QFN (Tape and Reel)	CY8C20324-12LQXIT	8K	512	17	1	20	Yes	Yes
28-Pin (210-Mil) SSOP	CY8C20524-12PVXI	8K	512	21	1	24	Yes	Yes
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C20524-12PVXIT	8K	512	21	1	24	Yes	Yes
32-Pin (5x5 mm 0.60 MAX) QFN	CY8C20424-12LKXI	8K	512	25	1	28	Yes	Yes
32-Pin (5x5 mm 0.60 MAX) QFN (Tape and Reel)	CY8C20424-12LKXIT	8K	512	25	1	28	Yes	Yes
32-Pin (5X5 mm 0.60 MAX) QFN (Sawn)	CY8C20424-12LQXI	8K	512	25	1	28	Yes	Yes
32-Pin (5X5 mm 0.60 MAX) QFN (Sawn)	CY8C20424-12LQXIT	8K	512	25	1	28	Yes	Yes

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Figure 17. Ordering Code Definitions



Page 33 of 34



Document History Page

Document Title: CY8C20224, CY8C20324, CY8C20424, CY8C20524, CapSense™ PSoC [®] Programmable System-on-Chip™ Document Number: 001-41947					
Revision	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	1734104	YHW/AESA	See ECN	New parts and document (Revision **).	
*A	2542938	RLRM/AESA	07/28/2008	Corrected Ordering Information format. Updated package diagram 001-13937 to Rev *B. Updated data sheet template.	
*B	2610469	SNV/PYRS	11/20/08	Updated V _{OH5} , V _{OH7} , and V _{OH9} specifications.	
*C	2634376	DRSW	01/12/09	Removed the part number CY3250-20234QFN from the 'CY8C20224-12LKXI' flex-pod kit Changed title from CapSense™ Multimedia PSoC® Mixed-Signal Array to CapSense™ Multimedia PSoC® Programmable System-on-Chip™ Added -12 to the CY8C20524 parts in the Ordering Information table Updated 'Development Tools' and 'Designing with PSoC Designer' sections on pages 4 and 5 Updated 'Development Tools Selection' section on page 30 Changed status from 'Preliminary' to 'Final' Changed 16-Pin from QFN to COL	
*D	2693024	DPT/PYRS	04/16/2009	Added 32-Pin Sawn QFN package diagram Added devices CY8C20424-12LQXI and CY8C20424-12LQXIT in the Ordering Information table	

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2008-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-41947 Rev. *D

Revised April 15, 2009

Page 34 of 34

PSoC Designer™ and Programmable System-on-Chip™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders.