

# EP5358LUI/EP5358HUI

500mA Synchronous Buck Regulator with Integrated Inductor RoHS Compliant; Halogen Free

### **Description**

The EP5358xUI (x = L or H) is a 500mA PowerSOC. The EP5358xUI integrates MOSFET switches, control, compensation, and the magnetics in an advanced 2.5mm x 2.25mm micro-QFN Package.

Integrated magnetics enables a tiny solution footprint, low output ripple, low part-count, and high reliability, while maintaining high efficiency. The complete solution can be implemented in as little as 15mm<sup>2</sup>.

The EP5358xUI uses a 3-pin VID to easily select the output voltage setting. Output voltage settings are available in 2 optimized ranges providing coverage for typical V<sub>OUT</sub> settings.

The VID pins can be changed on the fly for fast dynamic voltage scaling. EP5358LUI further has the option to use an external voltage divider.

The EP5358xUI is a perfect solution for noise sensitive and space constrained applications that require high efficiency.




Figure 1: Total Solution Footprint (Not to Scale)

#### **Features**

- Integrated Inductor Technology
- 2.5mm x 2.25mm x 1.1mm uQFN package
- Total Solution Footprint < 15mm<sup>2</sup>
- Low V<sub>OUT</sub> ripple for RF compatibility
- High efficiency, up to 93%
- 500mA continuous output current
- Less than 1µA standby current
- 5 MHz switching frequency
- 3 pin VID for glitch free voltage scaling
- V<sub>OUT</sub> Range 0.6V to V<sub>IN</sub> 0.25V
- Short circuit and over current protection
- UVLO and thermal protection
- IC level reliability in a PowerSOC solution

## **Application**

- Wireless and RF applications
- Wireless broad band data cards
- Smart phone and portable media players
- Advanced Low Power Processors, DSP, IO, Memory, Video, Multimedia Engines




Figure 2: Typical Application Schematic

# **Ordering Information**

# Pin Assignments (Top View)

Part Number	Comment	Package	
EP5358LUI	LOW VID Range	16-pin QFN T&R	
EP5358HUI	HIGH VID Range	16-pin QFN T&R	
EP5358LUI-E	EP5358LUI Evaluation Board		
EP5358HUI-E	EP5358HUI Evaluation Board		




Figure 3: EP5358LUI Pin Out Diagram (Top View)




Figure 4: EP5358HUI Pin Out Diagram (Top View)

# **Pin Description**

PIN	NAME	FUNCTION
1, 15, 16	NC(SW)	NO CONNECT – These pins are internally connected to the common switching node of the internal MOSFETs. NC (SW) pins are not to be electrically connected to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage to the device.
2,3	PGND	Power ground. Connect this pin to the ground electrode of the Input and output filter capacitors.
4	VFB/NC	EP5358LUI: Feed back pin for external divider option. EP5358HUI: No Connect
5	VSENSE	Sense pin for preset output voltages. Refer to application section for proper configuration.
6	AGND	Analog ground. This is the quiet ground for the internal control circuitry, and the ground return for external feedback voltage divider
7, 8	VOUT	Regulated Output Voltage. Refer to application section for proper layout and decoupling.
9, 10, 11	VS2, VS1, VS0	Output voltage select. VS2 = pin 9, VS1 = pin 10, VS0 = pin 11.  EP5358LUI: Selects one of seven preset output voltages or an external resistor divider.  EP5358HUI: Selects one of eight preset output voltages.  (Refer to section on output voltage select for more details.)

Rev:A

PIN	NAME	FUNCTION
12	ENABLE	Output Enable. Enable = logic high; Disable = logic low
13	AVIN	Input power supply for the controller circuitry.
14	PVIN	Input Voltage for the MOSFET switches.

## **Absolute Maximum Ratings**

**CAUTION:** Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Supply Voltage	V <sub>IN</sub>	-0.3	6.0	V
Voltages on: ENABLE, V <sub>SENSE</sub> , V <sub>SO</sub> – V <sub>S2</sub>		-0.3	V <sub>IN</sub> + 0.3	V
Voltages on: V <sub>FB</sub> (EP5358LUI)		-0.3	2.7	V
Maximum Operating Junction Temperature	T <sub>J-ABS</sub>		150	°C
Storage Temperature Range	T <sub>STG</sub>	-65	150	°C
Reflow Temp, 10 Sec, MSL3 JEDEC J-STD-020C			260	°C
ESD Rating (based on Human Body Mode)			2000	V

# **Recommended Operating Conditions**

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	V <sub>IN</sub>	2.4	5.5	V
Operating Ambient Temperature	T <sub>A</sub>	-40	+85	°C
Operating Junction Temperature	$T_J$	-40	+125	°C

## **Thermal Characteristics**

PARAMETER	<b>SYMBOL</b>	TYP	UNITS
Thermal Resistance: Junction to Ambient –0 LFM (Note 1)	$\theta_{JA}$	85	°C/W
Thermal Overload Trip Point	$T_{J-TP}$	+155	°C
Thermal Overload Trip Point Hysteresis		25	°C

Note 1: Based on a four layer copper board and proper thermal design per JEDEC EIJ/JESD51 standards


# **Electrical Characteristics**

NOTE:  $T_A$  = -40°C to +85°C unless otherwise noted. Typical values are at  $T_A$  = 25°C, VIN = 3.6V.  $C_{IN}$  = 2.2 $\mu$ F 0603 MLCC,  $C_{OUT}$  = 10 $\mu$ F 0805 MLCC


SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>IN</sub>		2.4		5.5	<b>V</b>
V <sub>UVLO_R</sub>			2.0		<b>&gt;</b>
V <sub>UVLO_F</sub>			1.9		<b>V</b>
R <sub>DO</sub>	Input to Output Resistance		350	500	mΩ
V <sub>OUT</sub>	EP5358LUI (V <sub>DO</sub> = I <sub>LOAD</sub> X R <sub>DO</sub> ) EP5358HUI	0.6 1.8		V <sub>IN</sub> -V <sub>DO</sub> 3.3	V
V <sub>SLEW</sub>	EP5358LUI EP5358HUI		4 8		V/mS
$\Delta V_{OUT}$	$T_A = 25^{\circ}C$ , $V_{IN} = 3.6V$ ; $I_{LOAD} = 100 \text{mA}$ ; $0.8V \le V_{OUT} \le 3.3V$	-2		+2	%
$\Delta V_{\text{OUT\_LINE}}$	2.4V ≤ V <sub>IN</sub> ≤ 5.5V		0.03		%/V
$\Delta V_{OUT\_LOAD}$	0A ≤ I <sub>LOAD</sub> ≤ 600mA		0.48		%/A
$\Delta V_{OUT\_TEMPL}$	-40°C ≤ T <sub>A</sub> ≤ +85°C		24		ppm/°C
I <sub>OUT</sub>		500	600		mA
I <sub>SD</sub>	Enable = Low		0.75		μA
I <sub>LIM</sub>	$2.4V \le V_{IN} \le 5.5V$ $0.6V \le V_{OUT} \le 3.3V$	1.25	1.4		Α
V <sub>FB</sub>	$T_A = 25^{\circ}C, V_{IN} = 3.6V;$ $I_{LOAD} = 100 \text{mA};$ $0.8V \le V_{OUT} \le 3.3V$	.588	0.6	0.612	V
I <sub>FB</sub>	Note 1		<100		nA
$V_{VSLO}$		0.0		0.3	V
$V_{VSHI}$		1.4		V <sub>IN</sub>	V
I <sub>VSX</sub>	Note 1		<100		nA
V <sub>ENLO</sub>				0.3	V
$V_{ENHI}$		1.4			V
I <sub>ENABLE</sub>	Note 1		<100		nA
Fosc			5		MHz
+		_	1	+	
$\Delta V_{SS}$	EP5358HUI EP5358LUI		8 4		V/mS
	VUVLO_R  VUVLO_F  RDO  VOUT  VSLEW  AVOUT  AVOUT_LINE  AVOUT_LOAD  AVOUT_TEMPL  IOUT  ISD  ILIM  VFB  IFB  VVSLO  VVSHI  IVSX  VENLO  VENHI  IENABLE  FOSC	Vuvlo_R         Vuvlo_F         RDO       Input to Output Resistance         Vout       EP5358LUI (VDO = ILOAD X RDO) EP5358HUI         VSLEW       EP5358LUI EP5358HUI         TA = 25°C, VIN = 3.6V; ILOAD = 100mA; 0.8V ≤ VOUT ≤ 3.3V         ΔVOUT_LINE       2.4V ≤ VIN ≤ 5.5V         ΔVOUT_LOAD       0A ≤ ILOAD ≤ 600mA         ΔVOUT_TEMPL       -40°C ≤ TA ≤ +85°C         IOUT       ISD         ILIM       2.4V ≤ VIN ≤ 5.5V         0.6V ≤ VOUT ≤ 3.3V         TA = 25°C, VIN = 3.6V; ILOAD = 100mA; 0.8V ≤ VOUT ≤ 3.3V         IFB       Note 1         VVSLO       VVSHI         IVSX       Note 1         VENICO       VENHI         IENABLE       Note 1         FOSC       EP5358HUI	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>UVLO_R</sub> 2.0         V <sub>UVLO_F</sub> 1.9         R <sub>DO</sub> Input to Output Resistance       350         V <sub>OUT</sub> EP5358LUI (V <sub>DO</sub> = I <sub>LOAD</sub> X R <sub>DO</sub> ) (P5358HUI)       0.6 (P5358HUI)         V <sub>SLEW</sub> EP5358LUI (P5358HUI)       4 (P5358HUI)         ΔV <sub>OUT</sub> I <sub>LOAD</sub> = 100mA; (P5358HUI)       -2 (P5358HUI)         ΔV <sub>OUT</sub> I <sub>LOAD</sub> = 100mA; (P5358HUI)       -2 (P5358HUI)         ΔV <sub>OUT</sub> 2.4V ≤ V <sub>IN</sub> ≤ 5.5V (P5358HUI)       0.48         ΔV <sub>OUT</sub> -40°C ≤ T <sub>A</sub> ≤ +85°C       24         I <sub>OUT</sub> 500       600         I <sub>SD</sub> Enable = Low       0.75         I <sub>LIM</sub> 2.4V ≤ V <sub>IN</sub> ≤ 5.5V (P550	V <sub>UVLO_F</sub> 2.0         V <sub>UVLO_F</sub> 1.9         R <sub>DO</sub> Input to Output Resistance       350       500         V <sub>OUT</sub> EP5358LUI (V <sub>DO</sub> = I <sub>LOAD</sub> X R <sub>DO</sub> ) (1.8       V <sub>IN*V<sub>DO</sub></sub> 3.3         V <sub>SLEW</sub> EP5358HUI (P5358HUI (P5358

Note 1: Parameter guaranteed by design


## **Typical Performance Characteristics**




Efficiency vs. Load Current:  $V_{IN} = 5.0V$ ,  $V_{OUT}$  (from top to bottom) = 3.3, 2.5, 1.8, 1.2V



Efficiency vs. Load Current:  $V_{IN} = 3.7V$ ,  $V_{OUT}$  (from top to bottom) = 2.5, 1.8, 1.2V



Efficiency vs. Load Current:  $V_{IN} = 3.3V$ ,  $V_{OUT}$  (from top to bottom) = 2.5, 1.8, 1.2V



 $I_{LOAD} = 10mA$ 


2 Ch1 1.00 V % Ch2 2.00 V % M 100µs A Ch2 7 1.88 V

Start Up Waveform:  $V_{IN} = 5.0V$ ,  $V_{OUT} = 3.3V$ ;  $I_{LOAD} = 1000mA$ 


5/29/2009


Tek Run


Trig'd



#### EP5358LUI/EP5358HUI







Load Transient:  $V_{IN} = 3.3V$ ,  $V_{OUT} = 1.8V$ Load stepped from 10mA to 500mA

# Functional Block Diagram




Figure 5: Functional Block Diagram

## **Detailed Description**

#### **Functional Overview**

The EP5358xUI requires only 2 small MLCC capacitors for a complete DC-DC converter The device integrates MOSFET solution. **PWM** switches. controller, Gate-drive. compensation, and inductor into a tiny 3mm x 3mm x 1.1mm micro-QFN package. Advanced package design, along with the high level of integration, provides very low output ripple and The EP5358xUI uses voltage mode noise. control for high noise immunity and load matching to advanced ≤90nm loads. A 3-pin VID allows the user to choose from one of 8 output voltage settings. The EP5358xUI comes with two VID output voltage ranges. The EP5358HUI provides V<sub>OUT</sub> settings from 1.8V to 3.3V, the EP5358LUI provides VID settings from 0.8V to 1.5V, and also has an external resistor divider option to program output setting over the 0.6V to  $V_{IN}$ -0.25V range. The EP5358xUI provides the industry's highest power density of any 500mA DCDC converter solution.

The key enabler of this revolutionary integration is Enpirion's proprietary power MOSFET technology. The advanced MOSFET switches are implemented in deep-submicron CMOS to supply very low switching loss at high switching frequencies and to allow a high level of integration. The semiconductor process allows seem-less integration of all switching, control, and compensation circuitry.

The proprietary magnetics design provides high-density/high-value magnetics in a very small footprint. Enpirion magnetics are carefully matched to the control and compensation circuitry yielding an optimal solution with assured performance over the entire operating range.

Protection features include under-voltage lockout (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection.

### Integrated Inductor: Low-Noise Low-EMI

The EP5358xUI utilizes a proprietary low loss integrated inductor. The integration of the inductor greatly simplifies the power supply design process. The inherent shielding and compact construction of the integrated inductor reduces the conducted and radiated noise that can couple into the traces of the printed circuit Further, the package layout is optimized to reduce the electrical path length for the high di/dT input AC ripple currents that are a major source of radiated emissions from DC-DC converters. The integrated inductor provides the optimal solution to the complexity, output ripple, and noise that plague low power DCDC converter design.

#### Control Matched to sub 90nm Loads

The EP5358xUI utilizes an integrated type III compensation network. Voltage mode control is inherently impedance matched to the sub 90nm process technology that is used in today's advanced ICs. Voltage mode control also provides a high degree of noise immunity at light load currents so that low ripple and high accuracy are maintained over the entire load range. The very high switching frequency allows for a very wide control loop bandwidth and hence excellent transient performance.

#### Soft Start

Internal soft start circuits limit in-rush current when the device starts up from a power down condition or when the "ENABLE" pin is asserted "high". Digital control circuitry limits the  $V_{\text{OUT}}$  ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor.

The EP5358HUI has a soft-start slew rate that is twice that of the EP5358LUI.

Excess bulk capacitance on the output of the device can cause an over-current condition at startup. The maximum total capacitance on the output, including the output filter capacitor and bulk and decoupling capacitance, at the load, is given as:

EP5358LUI:

 $C_{OUT\_TOTAL\_MAX} = C_{OUT\_Filter} + C_{OUT\_BULK} = 200uF$ 

#### EP5358HUI:

 $C_{OUT\_TOTAL\_MAX} = C_{OUT\_Filter} + C_{OUT\_BULK} = 100uF$ 

The nominal value for  $C_{\text{OUT}}$  is 10uF. See the applications section for more details.

#### **Over Current/Short Circuit Protection**

The current limit function is achieved by sensing the current flowing through a sense P-MOSFET which is compared to a reference current. When this level is exceeded the P-FET is turned off and the N-FET is turned on, pulling  $V_{\text{OUT}}$  low. This condition is maintained for approximately 0.5mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat.

#### **Under Voltage Lockout**

During initial power up an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If the voltage drops below the UVLO threshold the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

#### **Enable**

The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation.

**NOTE:** The ENABLE pin must not be left floating.

#### **Thermal Shutdown**

When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases by 15C°, the device will go through the normal startup process.

## **Application Information**




Figure 6: Application Circuit, EP5358HUI,.




Figure 7: Application Circuit, EP5358LUI, showing the  $V_{\text{FB}}$  function.

### **Output Voltage Programming**

The EP5358xUI utilizes a 3-pin VID to program the output voltage value. The VID is available in two sets of output VID programming ranges. The VID pins should be connected either to AVIN or to AGND to avoid noise coupling into the device.

The "Low" range is optimized for low voltage applications. It comes with preset VID settings ranging from 0.80V and 1.5V. This VID set also has an external divider option.

To specify this VID range, order part number EP5358LUI.

The "High" VID set provides output voltage settings ranging from 1.8V to 3.3V. This version does not have an external divider option. To specify this VID range, order part number EP5358HUI.

Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected.

**NOTE:** The VID pins must not be left floating.

#### **EP5358L Low VID Range Programming**

The EP5358LUI is designed to provide a high degree of flexibility in powering applications that require low  $V_{\text{OUT}}$  settings and dynamic voltage scaling (DVS). The device employs a 3-pin VID architecture that allows the user to choose one of seven (7) preset output voltage settings, or the user can select an external voltage divider option. The VID pin settings can be changed on the fly to implement glitch-free voltage scaling.

Table 1: EP5358LUI VID Voltage Select Settings

VS2	VS1	VS0	VOUT
0	0	0	1.50
0	0	1	1.45
0	1	0	1.20
0	1	1	1.15
1	0	0	1.10
1	0	1	1.05
1	1	0	8.0
1	1	1	EXT

Table 1 shows the VS2-VS0 pin logic states for the EP5358LUI and the associated output voltage levels. A logic "1" indicates a connection to AVIN or to a "high" logic voltage level. A logic "0" indicates a connection to AGND or to a "low" logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate.

### **EP5358LUI External Voltage Divider**

The external divider option is chosen by connecting VID pins VS2-VS0 to  $V_{\text{IN}}$  or a logic "1" or "high". The EP5358LUI uses a separate feedback pin,  $V_{\text{FB}}$ , when using the external divider.  $V_{\text{SENSE}}$  must be connected to  $V_{\text{OUT}}$  as indicated in **Figure 8**. The output voltage is selected by the following formula:




Figure 8: EP5358LUI using external divider

 $R_a$  must be chosen as 237K $\Omega$  to maintain loop gain. Then  $R_b$  is given as:

$$R_b = \frac{142.2 \times 10^3}{V_{OUT} - 0.6} \Omega$$

 $V_{OUT}$  can be programmed over the range of 0.6V to  $(V_{IN} - 0.25V)$ .

**NOTE:** Dynamic Voltage Scaling is not allowed between internal preset voltages and external divider.

## **EP5358HUI High VID Range Programming**

The EP5358HUI  $V_{\text{OUT}}$  settings are optimized for higher nominal voltages such as those required to power IO, RF, or IC memory. The preset voltages range from 1.8V to 3.3V. There are eight (8) preset output voltage settings. The EP5358HUI does not have an external divider option. As with the EP5358LUI, the VID pin settings can be changed while the device is enabled.

Table 2 shows the VS0-VS2 pin logic states for the EP5358HUI and the associated output voltage levels. A logic "1" indicates a connection to AVIN or to a "high" logic voltage level. A logic "0" indicates a connection to AGND or to a "low" logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate. These pins must not be left floating.

Table 2: EP5358HUI VID Voltage Select Settings

VS2	VS1	VS0	VOUT
0	0	0	3.3
0	0	1	3.0
0	1	0	2.9
0	1	1	2.6
1	0	0	2.6 2.5
1	0	1	2.2
1	1	0	2.1
1	1	1	1.8

#### Input Filter Capacitor

The **input** filter capacitor requirement is a 2.2µF 0603 low ESR MLCC capacitor. The input capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and with temperature, and are not suitable for switchmode DC-DC converter input filter applications.

#### **Output Filter Capacitor**

The **output** filter capacitor requirement is a minimum of  $10\mu\text{F}$  0603 MLCC for VIN<4.3V and  $10\mu\text{F}$  0805 for VIN>4.3V. Ripple performance can be improved by using  $2x10\mu\text{F}$  0603 MLCC capacitors (for any allowed VIN).

The maximum output filter capacitance next to the output pins of the device is  $60\mu\text{F}$  low ESR MLCC capacitance.  $V_{\text{OUT}}$  has to be sensed at the last output filter capacitor next to the EP5358xUI.

Additional bulk capacitance for decoupling and bypass can be placed at the load as long as there is sufficient separation between the  $V_{\text{OUT}}$  Sense point and the bulk capacitance.

Excess total capacitance on the output (Output Filter + Bulk) can cause an over-current condition at startup. Refer to the section on Soft-Start for the maximum total capacitance on the output.

The output capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency. bias. and temperature and are not suitable for switch-DC-DC mode converter output filter applications.

# **Recommended PCB Footprint**




Figure 9: EP5358 Package PCB Footprint

# Package and Mechanical




Figure 10: EN5358xQI Package Dimensions

### **Contact Information**

Enpirion, Inc. Perryville III 53 Frontage Road Suite 210 Hampton, NJ 08827

Phone: +1 908-894-6000 Fax: +1 908-894-6090

Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be accurate and reliable. Enpirion assumes no responsibility for its use or for infringement of patents or other third party rights, which may result from its use. Enpirion products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the express written authority from Enpirion.