### 3.125 Gbps 4x4 LVDS Crosspoint Switch with Transmit Pre-Emphasis and Receive Equalization

## General Description

The DS25CP104A and DS25CP114 are 3.125 Gbps $4 \times 4$ LVDS crosspoint switches optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs. The switch configuration can be accomplished via external pins or the System Management Bus (SMBus) interface.
The DS25CP104A and DS25CP114 feature four levels (Off, Low, Medium, High) of transmit pre-emphasis (PE) and four levels (Off, Low, Medium, High) of receive equalization (EQ) settable via the SMBus interface. Off and Medium PE levels and Off and Low EQ levels are settable with the external pins. In addition, the SMBus circuitry enables the loss of signal ( $\overline{\mathrm{LOS}}$ ) monitors that can inform a system of the presence of an open inputs condition (e.g. disconnected cable).
Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. On the DS25CP104A each differential input and output is internally terminated with a $100 \Omega$ resistor to lower return losses, reduce component count and further minimize board space. For added design flexibility the $100 \Omega$ input terminations on the DS25CP114 have been eliminated. This enables a designer to build custom crosspoint configurations and distribution circuits that require a limited multidrop signaling topology.

## Features

- DC-3.125 Gbps low jitter, low skew, low power operation
- Pin and SMBus configurable, fully differential, nonblocking architecture
- Pin (two levels) and SMBus (four levels) selectable preemphasis and equalization eliminate ISI jitter
- Wide Input Common Mode Range enables easy interface to CML and LVPECL drivers
- $\overline{\mathrm{LOS}}$ circuitry detects open inputs fault condition
- On-chip $100 \Omega$ input and output termination minimizes insertion and return losses, reduces component count and minimizes board space. The DS25CP114 eliminates the on-chip input termination for added design flexibility.
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LLP-40 space saving package


## Applications

- SD/HD/3G HD SDI Routers
- OC-48 / STM-16
- InfiniBand and FireWire


## Typical Application



## Device Information

| Device | Function | Termination Option | Available Signal <br> Conditioning |
| :--- | :--- | :---: | :---: |
| DS25CP104A | $4 \times 4$ Crosspoint Switch | Internal 100 $\Omega$ for LVDS inputs | 4 Levels: PE and EQ |
| DS25CP114 | $4 \times 4$ Crosspoint Switch | None: Requires external <br> termination | 4 Levels : PE and EQ |

## Ordering Information

| NSID | Package | Tape \& Reel QTY | Package Number |
| :--- | :--- | :---: | :---: |
| DS25CP104ATSQ | 40 Lead LLP Package | 250 | SQA40A |
| DS25CP104ATSQX | 40 Lead LLP Package | 2500 | SQA40A |
| DS25CP114TSQ | 40 Lead LLP Package | 250 | SQA40A |
| DS25CP114TSQX | 40 Lead LLP Package | 2500 | SQA40A |

## Block Diagrams




## Connection Diagram



DS25CP104A / DS25CP114 Pin Diagram
30073602

## Pin Descriptions

| Pin Name | Pin <br> Number | I/O, Type | Pin Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { INO+, INO-, } \\ & \text { IN1+, IN1-, } \\ & \text { IN2+, IN2-, } \\ & \text { IN3+, IN3- } \end{aligned}$ | $\begin{aligned} & \hline 1,2, \\ & 4,5, \\ & 6,7, \\ & 9,10 \end{aligned}$ | I, LVDS | Inverting and non-inverting high speed LVDS input pins. These 4 input pairs have a 100 Ohm differential input termination on the CP104A device. The CP114 eliminates the input termination for added design flexibility. |
| OUTO+, OUT0-, <br> OUT1+, OUT1-, <br> OUT2+, OUT2-, <br> OUT3+, OUT3- | $\begin{aligned} & 29,28, \\ & 27,26, \\ & 24,23, \\ & 22,21 \end{aligned}$ | O, LVDS | Inverting and non-inverting high speed LVDS output pins. Each output pair has an internal 100 Ohm termination to improve device return loss characteristics. |
| $\begin{array}{\|l\|} \hline \text { EQ0, EQ1, } \\ \text { EQ2, EQ3 } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 40,39, \\ 11,12 \\ \hline \end{array}$ | I, LVCMOS | Receive equalization level select pins. These pins are functional regardless of the EN_smb pin state. |
| $\begin{array}{\|l\|} \hline \text { PE0, PE1, } \\ \text { PE2, PE3 } \\ \hline \end{array}$ | $\begin{aligned} & \hline 31,20, \\ & 19,18 \end{aligned}$ | I, LVCMOS | Transmit pre-emphasis level select pins. These pins are functional regardless of the EN_smb pin state. |
| EN_smb | 17 | I, LVCMOS | System Management Bus (SMBus) enable pin. The pin has an internal pull down. When the pin is set to a [1], the device is in the SMBus mode. All SMBus registers are reset when this pin is toggled. There is a 20 k pulldown device on this pin. |
| S00/SCL | 37 | I, LVCMOS | For EN_smb = [0], these pins select which LVDS input is routed |
| S01/SDA | 36 | I/O, LVCMOS | to the OUTO. <br> In the SMBus mode, when the EN_smb = [1], these pins are SMBus clock input and data input pins respectively. |
| S10/ADDR0, S11/ADDR1 | $\begin{aligned} & 35, \\ & 34 \end{aligned}$ | I, LVCMOS | For EN_smb = [0], these pins select which LVDS input is routed to the OUT1. <br> In the SMBus mode, when the EN_smb = [1], these pins are the User-Set SMBus Slave Address inputs. |
| S20/ADDR2, S21/ADDR3 | $\begin{aligned} & 33, \\ & 32 \end{aligned}$ | I, LVCMOS | For EN_smb $=$ [0], these pins select which LVDS input is routed to the OUT2. <br> In the SMBus mode, when the EN_smb = H, these pins are the User-Set SMBus Slave Address inputs. |
| S30, S31 | 13, 14 | I, LVCMOS | For EN_smb = [0], these pins select which LVDS input is routed to the OUT3. <br> In the SMBus mode, when the EN_smb = [1], these pins are nonfunctional and should be tied to either logic H or L . |
| $\overline{\text { PWDN }}$ | 38 | I, LVCMOS | For $\mathrm{EN} \_$smb $=[0]$, this is the power down pin. When the $\overline{\mathrm{PWDN}}$ is set to a [0], the device is in the power down mode. The SMBus circuitry can still be accessed provided the EN_smb pin is set to a [1]. <br> In the SMBus mode, the device is powered up by either setting the $\overline{\text { PWDN }}$ pin to [1] OR by writing a [1] to the Control Register D[7] bit ( $\overline{\text { SoftPWDN }}$ ). The device will be powered down by setting the $\overline{\text { PWDN }}$ pin to [0] AND by writing a [0] to the Control Register D[7] bit ( SoftPWDN). |
| VDD | $\begin{aligned} & \hline 3,8, \\ & 15,25,30 \end{aligned}$ | Power | Power supply pins. |
| GND | 16, DAP | Power | Ground pin and a pad (DAP - die attach pad). |

Note: Center DAP connection must be made to GND for optimum electrical and thermal performance.

## Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage | -0.3 V to +4 V |
| :---: | :---: |
| LVCMOS Input Voltage | -0.3 V to ( $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ ) |
| LVCMOS Output Voltage | -0.3 V to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| LVDS Input Voltage | -0.3 V to +4 V |
| LVDS Differential Input Voltage (DS25CP104A) | 1.0V |
| LVDS Differential Input Voltage (DS25CP114) | $\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |
| LVDS Output Voltage | -0.3 V to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| LVDS Differential Output Voltage | 0 V to 1.0 V |
| LVDS Output Short Circuit Current Duration | 5 ms |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range |  |
| Soldering (4 sec.) | $+260^{\circ} \mathrm{C}$ |
| Maximum Package Power Dissipa | n at $25^{\circ} \mathrm{C}$ |
| SQA Package | 4.65W |
| Derate SQA Package | $37.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+25^{\circ} \mathrm{C}$ |

Package Thermal Resistance

| $\theta_{\text {JA }}$ | $+26.9^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | ---: |
| $\theta_{\text {JC }}$ | $+3.8^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD Susceptibility |  |
| HBM (Note 1) | $\geq 8 \mathrm{kV}$ |
| MM (Note 2) | $\geq 250 \mathrm{~V}$ |
| CDM (Note 3) | $\geq 1250 \mathrm{~V}$ |

Note 1: Human Body Model, applicable std. JESD22-A114C
Note 2: Machine Model, applicable std. JESD22-A115-A
Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

## Recommended Operating Conditions

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 3.0 | 3.3 | 3.6 | V |
| Receiver Differential Input | 0 |  | 1 | V |
| Voltage $\left(\mathrm{V}_{\text {ID }}\right)$ |  |  |  |  |
| (DS25CP104A only) |  |  |  |  |
| Operating Free Air | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |  |
| SMBus $(\mathrm{SDA}, \mathrm{SCL})$ |  |  | 3.6 | V |

## DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 8)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVCMOS DC SPECIFICATIONS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  | GND |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{aligned}$ |  |  | 0 | $\pm 10$ | $\mu \mathrm{A}$ |
|  |  |  | EN_smb pin | 40 | 175 | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low Level Input Current | $\begin{aligned} & \hline \mathrm{V}_{\text {IN }}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 0 | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  | -0.9 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | SDA pin |  |  | 0.4 | V |
| LVDS INPUT DC SPECIFICATIONS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Input Differential Voltage(Note 9) | $\mathrm{V}_{\mathrm{CM}}=+0.05 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}-0.05 \mathrm{~V}$ |  | 0 |  | 1 | V |
| $\mathrm{V}_{\text {TH }}$ | Differential Input High Threshold |  |  |  | 0 | +100 | mV |
| $\mathrm{V}_{\mathrm{TL}}$ | Differential Input Low Threshold |  |  | -100 | 0 |  | mV |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Voltage Range | $\mathrm{V}_{\mathrm{ID}}=100 \mathrm{mV}$ |  | 0.05 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}}- \\ & 0.05 \\ & \hline \end{aligned}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current(Note 7) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IN}}=+3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ \hline \end{array}$ |  |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Any LVDS Input Pin to GND |  |  | 1.7 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Termination Resistor(Note 10) | Between IN+ and IN- |  |  | 100 |  | $\Omega$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT DC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OD }}$ | Differential Output Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | 250 | 350 | 450 | mV |
| $\Delta \mathrm{V}_{\text {OD }}$ | Change in Magnitude of $\mathrm{V}_{\mathrm{OD}}$ for Complimentary Output States |  | -35 |  | 35 | mV |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | 1.05 | 1.2 | 1.375 | V |
| $\Delta \mathrm{V}_{\text {OS }}$ | Change in Magnitude of $\mathrm{V}_{\text {OS }}$ for Complimentary Output States |  | -35 |  | 35 | mV |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current (Note 11) | OUT to GND |  | -35 | -55 | mA |
|  |  | OUT to $\mathrm{V}_{\text {cc }}$ |  | 7 | 55 | mA |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | Any LVDS Output Pin to GND |  | 1.2 |  | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Termination Resistor | Between OUT+ and OUT- |  | 100 |  | $\Omega$ |
| SUPPLY CURRENT |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current | $\overline{\text { PWDN }}=0$ |  | 40 | 50 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Supply Current | $\begin{array}{\|l\|} \hline \overline{\text { PWDN }}=1 \\ \text { PE = Off, EQ = Off } \\ \text { Broadcast (1:4) Mode } \\ \hline \end{array}$ |  | 145 | 175 | mA |
| $\mathrm{I}_{\mathrm{CC} 3}$ | Supply Current | $\begin{aligned} & \hline \overline{\text { PWDN }}=1 \\ & \text { PE = Off, EQ = Off } \\ & \text { Quad Buffer (4:4) Mode } \\ & \hline \end{aligned}$ |  | 157 | 190 | mA |

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except $V_{O D}$ and $\Delta \mathrm{V}_{\mathrm{OD}}$.
Note 7: $\mathrm{I}_{\mathrm{IN}}$ is applied to both pins of the LVDS input pair at the same time.
Note 8: Typical values represent most likely parametric norms for $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
Note 9: Input Differential Voltage ( $\mathrm{V}_{\mathrm{ID}}$ ) The DS25CP104A limits input amplitude to 1 volt. The DS25CP114 supports any $\mathrm{V}_{\mathrm{ID}}$ within the supply voltage to GND range.
Note 10: Input Termination Resistor ( $\mathrm{R}_{\text {IN }}$ ) The DS25CP104A provides an integrated 100 ohm input termination for each high speed LVDS pair. The DS25CP114 eliminates this internal termination.
Note 11: Output short circuit current ( $\mathrm{l}_{\mathrm{OS}}$ ) is specified as magnitude only, minus sign indicates direction only.

## AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 12, 13)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT AC SPECIFICATIONS (Note 14) |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLHD }}$ | Differential Propagation Delay Low to High | $R_{L}=100 \Omega$ |  |  | 480 | 650 | ps |
| $\mathrm{t}_{\text {PHLD }}$ | Differential Propagation Delay High to Low |  |  |  | 460 | 650 | ps |
| $t_{\text {SKD1 }}$ | Pulse Skew $\mathrm{It}_{\text {PLHD }}$ - $\mathrm{t}_{\text {PHLD }}$, (Note 15) |  |  |  | 20 | 100 | ps |
| $\mathrm{t}_{\text {SKD2 }}$ | Channel to Channel Skew , (Note 16) |  |  |  | 40 | 125 | ps |
| $\mathrm{t}_{\text {SKD3 }}$ | Part to Part Skew , (Note 17) |  |  |  | 50 | 200 | ps |
| $\mathrm{t}_{\text {LHT }}$ | Rise Time | $R_{L}=100 \Omega$ |  |  | 80 | 150 | ps |
| $\mathrm{t}_{\text {HLT }}$ | Fall Time |  |  |  | 80 | 150 | ps |
| $\mathrm{t}_{\mathrm{ON}}$ | Power Up Time | Time from $\overline{\text { PWDN }}=\mathrm{LH}$ to OUTn active |  |  | 6 | 20 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF }}$ | Power Down Time | Time from $\overline{\text { PWDN }}=\mathrm{HL}$ to OUTn inactive |  |  | 8 | 25 | ns |
| $\mathrm{t}_{\text {SEL }}$ | Select Time | Time from $\mathrm{Sn}=\mathrm{LH}$ or HL to new signal at OUTn |  |  | 8 | 12 | ns |
| JITTER PERFORMANCE WITH EQ = Off, PE = Off (Note 14)(Figure 5) |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RJ1}}$ | Random Jitter (RMS Value) <br> No Test Channels <br> (Note 18) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { Clock (RZ) } \\ & \hline \end{aligned}$ | 1.25 GHz |  | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\mathrm{RJ2}}$ |  |  | 1.5625 GHz |  | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\mathrm{DJ} 1}$ | Deterministic Jitter (Peak to Peak) No Test Channels (Note 19) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \mathrm{~K} 28.5(\mathrm{NRZ}) \\ \hline \end{array}$ | 2.5 Gbps |  | 10 | 22 | ps |
| $\mathrm{t}_{\mathrm{D} 2}$ |  |  | 3.125 Gbps |  | 10 | 27 | ps |
| $\mathrm{t}_{\mathrm{TJ1}}$ | Total Jitter (Peak to Peak) No Test Channels (Note 20) | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { PRBS-23 (NRZ) } \\ \hline \end{array}$ | 2.5 Gbps |  | 0.07 | 0.11 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{t}_{\mathrm{T} \text { 2 }}$ |  |  | 3.125 Gbps |  | 0.13 | 0.16 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |


| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JITTER PERFORMANCE WITH EQ＝Off，PE＝Low（Note 14）（Figure 6 Figure 9） |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RJ1A }}$ | Random Jitter（RMS Value） <br> Test Channels A <br> （Note 18） | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { Clock (RZ) } \\ & \hline \end{aligned}$ | 1.25 GHz |  | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {RJ2A }}$ |  |  | 1.5625 GHz |  | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {DJ1A }}$ | Deterministic Jitter（Peak to Peak） Test Channels A （Note 19） | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \\ & \hline \end{aligned}$ | 2．5 Gbps |  | 10 | 22 | ps |
| $\mathrm{t}_{\mathrm{DJ2A}}$ |  |  | 3．125 Gbps |  | 10 | 27 | ps |


| $\mathrm{t}_{\text {RJ1B }}$ | Random Jitter（RMS Value） <br> Test Channels B <br> （Note 18） | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { Clock (RZ) } \\ \hline \end{array}$ | 1.25 GHz | 0.5 | 1.1 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RJ2B }}$ |  |  | 1.5625 GHz | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {DJ1B }}$ | Deterministic Jitter（Peak to Peak） Test Channels B （Note 19） | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \mathrm{~K} 28.5(\mathrm{NRZ}) \\ \hline \end{array}$ | 2．5 Gbps | 12 | 30 | ps |
| $t_{\text {DJ2B }}$ |  |  | 3．125 Gbps | 12 | 30 | ps |
| $\mathrm{t}_{\text {TJ1B }}$ | Total Jitter（Peak to Peak） Test Channels B （Note 20） | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { PRBS-23 (NRZ) } \\ \hline \end{array}$ | 2．5 Gbps | 0.08 | 0.10 | $\mathrm{UI}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{t}_{\text {TJ2B }}$ |  |  | 3．125 Gbps | 0.10 | 0.15 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |
| JITTER PERFORMANCE WITH EQ＝Off，PE＝High（Note 14）（Figures 6，9） |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RJ1C }}$ | Random Jitter（RMS Value） Test Channels C （Note 18） | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { Clock (RZ) } \end{aligned}$ | 1.25 GHz | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {RJ2C }}$ |  |  | 1.5625 GHz | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {DJ1C }}$ | Deterministic Jitter（Peak to Peak） Test Channels C （Note 19） | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \end{aligned}$ | 2．5 Gbps | 30 | 60 | ps |
| $\mathrm{t}_{\text {DJ2C }}$ |  |  | 3．125 Gbps | 30 | 65 | ps |


| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JITTER PERFORMANCE WITH PE＝Off，EQ＝Low（Note 14）（Figure 7 Figure 9） |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RJ1D }}$ | Random Jitter（RMS Value） Test Channels D （Note 18） | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { Clock (RZ) } \end{aligned}$ | 1.25 GHz |  | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {RJ2D }}$ |  |  | 1.5625 GHz |  | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {DJ1D }}$ | ```Deterministic Jitter (Peak to Peak) Test Channels D (Note 19)``` | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \\ & \hline \end{aligned}$ | 2．5 Gbps |  | 20 | 40 | ps |
| $\mathrm{t}_{\mathrm{DJ2D}}$ |  |  | 3．125 Gbps |  | 20 | 40 | ps |
| $\mathrm{t}_{\text {TJ1D }}$ | Total Jitter（Peak to Peak） Test Channels D （Note 20） | $\begin{aligned} & \hline \mathrm{V}_{\text {ID }}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { PRBS-23 (NRZ) } \\ & \hline \end{aligned}$ | 2．5 Gbps |  | 0.08 | 0.15 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{t}_{\text {TJ2D }}$ |  |  | 3．125 Gbps |  | 0.09 | 0.20 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |

JITTER PERFORMANCE WITH PE＝Off，EQ＝Medium（Note 14）（Figures 7，9）

| $\mathrm{t}_{\text {RJ1E }}$ | Random Jitter（RMS Value） <br> Test Channels E <br> （Note 18） | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { Clock (RZ) } \\ \hline \end{array}$ | 1.25 GHz | 0.5 | 1.1 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RJ2E }}$ |  |  | 1.5625 GHz | 0.5 | 1.1 | ps |
| $\mathrm{t}_{\text {DJ1E }}$ | Residual Deterministic Jitter（Peak to Peak） <br> Test Channels E <br> （Note 19） | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \end{aligned}$ | 2．5 Gbps | 35 | 60 | ps |
| $\mathrm{t}_{\text {DJ2E }}$ |  |  | 3．125 Gbps | 28 | 55 | ps |

JITTER PERFORMANCE WITH PE＝Off，EQ＝High（Note 14）（Figures 7，9）

| $\mathrm{t}_{\text {RJ1F }}$ | Random Jitter（RMS Value） Test Channels F （Note 18） | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { Clock (RZ) } \\ \hline \end{array}$ | 1.25 GHz | 1.3 | 1.8 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RJ2F }}$ |  |  | 1.5625 GHz | 1.4 | 2.4 | ps |
| $\mathrm{t}_{\text {DJ1F }}$ | Residual Deterministic Jitter（Peak to Peak） <br> Test Channels F <br> （Note 19） | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \end{aligned}$ | 2．5 Gbps | 30 | 75 | ps |
| $\mathrm{t}_{\text {DJ2F }}$ |  |  | 3．125 Gbps | 35 | 90 | ps |

JITTER PERFORMANCE WITH PE＝Medium，EQ＝Low（Note 14）（Figures 7，9）

| $\mathrm{t}_{\text {RJ1G }}$ | Random Jitter（RMS Value） Input Test Channels D Output Test Channels B （Note 18） | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { Clock (RZ) } \end{aligned}$ | 1.25 GHz | 0.5 | 1.1 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RJ2G }}$ |  |  | 1.5625 GHz | 0.5 | 1.1 | ps |
| $t_{\text {DJ1G }}$ | ```Deterministic Jitter (Peak to Peak) Input Test Channels D Output Test Channels B (Note 19)``` | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \end{aligned}$ | 2．5 Gbps | 25 |  | ps |
| $t_{\text {DJ2G }}$ |  |  | 3．125 Gbps | 20 |  | ps |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus AC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SMB }}$ | SMBus Operating Frequency |  | 10 |  | 100 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between Stop and Start Conditions |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD：SDA }}$ | Hold time after（Repeated）Start Condition．After this period，the first clock is generated． |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU：SDA }}$ | Repeated Start Condition setup time． |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU：SDO }}$ | Stop Condition setup time |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD：DAT }}$ | Data hold time |  | 300 |  |  | ns |
| $\mathrm{t}_{\text {SU：DAT }}$ | Data setup time |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {TIMEOUT }}$ | Detect clock low timeout |  | 25 |  | 35 | ms |
| tow | Clock low period |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock high period |  | 4.0 |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {POR }}$ | Time in which a device must be operational after power－on reset |  |  |  | 500 | ms |

Note 12：The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and／or Notes．Typical specifications are estimations only and are not guaranteed．
Note 13：Typical values represent most likely parametric norms for $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ，and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed．
Note 14：Specification is guaranteed by characterization and is not tested in production．
Note 15： $\mathrm{t}_{\mathrm{SKD} 1}$ ， $\mathrm{I}_{\mathrm{PLHD}}-\mathrm{t}_{\text {PHLD }}$ ，Pulse Skew，is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel．
Note 16： $\mathrm{t}_{\text {SKD2 }}$ ，Channel to Channel Skew，is the difference in propagation delay（ $\mathrm{t}_{\mathrm{PLHD}}$ or $\mathrm{t}_{\mathrm{PHLD}}$ ）among all output channels in Broadcast mode（any one input to all outputs）．
Note 17： $\mathrm{t}_{\mathrm{SKD3}}$ ，Part to Part Skew，is defined as the difference between the same signal path of any two devices running at the same $\mathrm{V}_{\mathrm{CC}}$ and within $5^{\circ} \mathrm{C}$ of each other within the operating temperature range．
Note 18：Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits．Input stimulus jitter is subtracted geometrically．
Note 19：Tested with a combination of the 1100000101 （K28．5＋character）and 0011111010 （K28．5－character）patterns．Input stimulus jitter is subtracted algebraically
Note 20：Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits．Input stimulus jitter is subtracted．

## DC Test Circuits



FIGURE 1. Differential Driver DC Test Circuit

## AC Test Circuits and Timing Diagrams



FIGURE 2. Differential Driver AC Test Circuit

Note: DS25CP114 requires external $100 \Omega$ input termination.


FIGURE 3. Propagation Delay Timing Diagram


30073623
FIGURE 4. LVDS Output Transition Times

## Pre-Emphasis and Equalization Test Circuits



FIGURE 5. Jitter Performance Test Circuit

Note: DS25CP114 requires external $100 \Omega$ input termination.


30073627
FIGURE 6. Pre-Emphasis Performance Test Circuit

Note: DS25CP114 requires external $100 \Omega$ input termination.


FIGURE 7. Equalization Performance Test Circuit

Note: DS25CP114 requires external $100 \Omega$ input termination.


FIGURE 8. Pre-Emphasis and Equalization Performance Test Circuit

Note: DS25CP114 requires external $100 \Omega$ input termination.


30073628
FIGURE 9. Test Channel Block Diagram

## Test Channel Loss Characteristics

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap $(S)=5$ mils, Height $(B)=16$ mils.

| Test Channel | Length <br> (inches) | Insertion Loss (dB) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{7 5 0} \mathbf{~ M H z}$ | $\mathbf{1 0 0 0} \mathbf{~ M H z}$ | $\mathbf{1 2 5 0} \mathbf{~ M H z}$ | $\mathbf{1 5 0 0} \mathbf{~ M H z}$ | $\mathbf{1 5 6 0} \mathbf{~ M H z}$ |  |
| A |  | -1.2 | -1.7 | -2.0 | -2.4 | -2.7 | -2.8 |
| B |  | -2.6 | -3.5 | -4.1 | -4.8 | -5.5 | -5.6 |
| C |  | -4.3 | -5.7 | -7.0 | -8.2 | -9.4 | -9.7 |
| D |  | -1.6 | -2.2 | -2.7 | -3.2 | -3.7 | -3.8 |
| E |  | -3.4 | -4.5 | -5.6 | -6.6 | -7.7 | -7.9 |
| F | 60 | -7.8 | -10.3 | -12.4 | -14.5 | -16.6 | -17.0 |

## Functional Description

The DS25CP104A and DS25CP114 are 3.125 Gbps $4 \times 4$ LVDS digital crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. The DS25CP104A and DS25CP114 operate in two modes: Pin Mode (EN_smb = 0) and SMBus Mode (EN_smb = 1).
When in the Pin Mode, the switch is fully configurable with external pins. This is possible with two input select pins per output (e.g. S00 and S01 pins for OUTO). There is also one transmit pre-emphasis (PE) level select pin per output for switching the PE levels between Medium and Off settings and one receive equalization (EQ) level select pin per input for switching the EQ levels between Low and Off settings.
In the Pin Mode, feedback from the $\overline{\text { LOS }}$ (Loss Of Signal) monitor circuitry is not available (there is not an $\overline{\mathrm{LOS}}$ output pin).
When in the SMBus Mode, the full switch configuration, four levels of transmit pre-emphasis (Off, Low, Medium and High), four levels of receive equalization (Off, Low, Medium and High) and SoftPWDN can be programmed via the SMBus interface. In addition, by using the SMBus interface, a user can obtain the feedback from the built-in $\overline{\mathrm{LOS}}$ circuitry which detects an open inputs fault condition.
In the SMBus Mode, the S00 and S01 pins become SMBus clock (SCL) input and data (SDA) input pins respectively; the

S10, S11, S21 and S21 pins become the User-Set SMBus Slave Address input pins (ADDRO, 1, 2 and 3) while the S30 and S31 pins become non-functional (tieing these two pins to either H or L is recommended if the device will function only in the SMBus mode).
In the SMBus Mode, the PE and EQ select pins as well as the $\overline{\text { PWDN }}$ pin remain functional. How these pins function in each mode is explained in the following sections.

## OPERATION IN PIN MODE

## Power Up

In the Pin Mode, when the power is applied to the device power suppy pins, the DS25CP104A/DS25CP114 enters the Power Up mode when the PWDN pin is set to logic H . When in the Power Down mode ( $\overline{\text { PWDN }}$ pin is set to logic L ), all circuitry is shut down except the minimum required circuitry for the $\overline{L O S}$ and SMBus Slave operation.

## Switch Configuration

In the Pin Mode, the DS25CP104A/DS25CP114 operates as a fully pin-configurable crosspoint switch. The following truth tables illustrate how the swich can be configured with external pins.

## Switch Configuration Truth Tables

TABLE 1. Input Select Pins Configuration for the Output OUTO

| S01 | S00 | INPUT SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | IN0 |
| 0 | 1 | IN1 |
| 1 | 0 | IN2 |
| 1 | 1 | IN3 |

TABLE 2. Input Select Pins Configuration for the Output OUT1

| S11 | S10 | INPUT SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | IN0 |
| 0 | 1 | IN1 |
| 1 | 0 | IN2 |
| 1 | 1 | IN3 |

TABLE 3．Input Select Pins Configuration for the Output OUT2

| S21 | S20 | INPUT SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | IN0 |
| 0 | 1 | IN1 |
| 1 | 0 | IN2 |
| 1 | 1 | IN3 |

TABLE 4．Input Select Pins Configuration for the Output OUT3

| S31 | S30 | INPUT SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | IN0 |
| 0 | 1 | IN1 |
| 1 | 0 | IN2 |
| 1 | 1 | IN3 |

Setting Pre－Emphasis Levels
The DS25CP104A／DS25CP114 has one PE level select pin per output for setting the transmit pre－emphasis to either

Medium or Off level．The following is the transmit pre－empha－ sis truth table．

TABLE 5．Transmit Pre－Emphasis Truth Table

| OUTPUT OUTn， $\mathbf{n}=\{0,1,2,3\}$ |  |  |
| :---: | :---: | :---: |
| Pre－Emphasis Control Pin（PEn）State |  | Pre－Emphasis Level |
| 0 | Off |  |
| 1 |  | Medium |

Transmit Pre－emphasis Level Selection for an Output OUTn
Setting Equalization Levels
The DS25CP104A／DS25CP114 has one EQ level select pin per input for setting the receive equalization to either Low or Off level．The following is the receive equalization truth table．

TABLE 6．Receive Equalization Truth Table

| INPUT INn， $\mathbf{n}=\{\mathbf{0}, \mathbf{1 , 2 , 3}\}$ |  |  |
| :---: | :---: | :---: |
| Equalization Control Pin（EQn）State | Equalization Level |  |
| 0 | Off |  |
| 1 | Low |  |

Receive Equalization Level Selection for an Input INn

## OPERATION IN SMBUS MODE

The DS25CP104A/DS25CP114 operates as a slave on the System Management Bus (SMBus) when the EN_smb pin is set to a high (1). Under these conditions, the SCL pin is a clock input while the SDA pin is a serial data input pin.

## Device Address

Based on the SMBus 2.0 specification, the DS25CP104A/ DS25CP114 has a 7-bit slave address. The three most sig-
nificant bits of the slave address are hard wired inside the DS25CP104A/DS25CP114 and are "101". The four least significant bits of the address are assigned to pins ADDR3ADDR0 and are set by connecting these pins to GND for a low (0) or to VCC for a high (1). The complete slave address is shown in the following table:

TABLE 7. Slave Address

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | ADDR3 | ADDR2 | ADDR1 | ADDR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  |  | LSB |

This slave address configuration allows up to sixteen DS25CP104A/DS25CP114 devices on a single SMBus bus.

Transfer of Data via the SMBus
During normal operation the data on SDA must be stable during the time when SCK is high.
There are three unique states for the SMBus:
START: A HIGH to LOW transition on SDA while SCK is high indicates a message START condition.
STOP: A LOW to HIGH transition on SDA while SCK is high indicates a message STOP condition.
IDLE: If SCK and SDA are both high for a time exceeding tBUF from the last detected STOP condition or if they are high for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state.

## SMBus Transactions

A transaction begins with the host placing the DS25CP104A SMBus into the START condition, then a byte ( 8 bits) is transferred, MSB first, followed by a ninth ACK bit. ACK bits are ' 0 ' to signify an ACK, or ' 1 ' to signify NACK, after this the host holds the SCL line low, and waits for the receiver to raise the SDA line as an ACKnowledge that the byte has been received.

## Writing to a Register

To write a register, the following protocol is used (see SMBus 2.0 specification):

1) The Host drives a START condition, the 7 -bit SMBus address, and a " 0 " indicating a WRITE.
2) The Device (Slave) drives an ACK bit ("0").
3) The Host drives the 8-bit Register Address.
4) The Device drives an ACK bit ("0").
5) The Host drives the 8-bit data byte.
6) The Device drives an ACK bit " 0 ".
7) The Host drives a STOP condition.

The WRITE transaction is completed, the bus goes Idle and communication with other SMBus devices may now occur.

## Reading From a Register

To read a register, the following protocol is used (see SMBus 2.0 specification):

1) The Host drives a START condition, the 7-bit SMBus address, and a " 0 " indicating a WRITE.
2) The Device (Slave) drives an ACK bit ("0").
3) The Host drives the 8-bit Register Address.
4) The Device drives an ACK bit ("0").
5) The Host drives a START condition.
6) The Host drives the 7 -bit SMBus Address, and a "1" indicating a READ.
7) The Device drives an ACK bit " 0 ".
8) The Device drives the 8-bit data value (register contents).
9) The Host drives a NACK bit " 1 " indicating end of READ transfer.
10) The Host drives a STOP condition.

The READ transaction is completed, the bus goes Idle and communication with other SMBus devices may now occur.

## Register Descriptions

There are five data registers in the DS25CP104A/DS25CP114 accessible via the SMBus interface.

TABLE 8. SMBus Data Registers

| Address <br> (hex) | Name | Access | Description |
| :---: | :--- | :---: | :--- |
| 0 | Switch Configuration | R/W | Switch Configuration Register |
| 1 | PE Level Select | R/W | Transmit Pre-emphasis Level Select Register |
| 2 | EQ Level Select | R/W | Receive Equalization Level Select Register |
| 3 | Control | R/W | Powerdown, $\overline{\text { LOS Enable and Pin Control Register }}$ |
| 4 | $\overline{\text { LOS }}$ | RO | Loss Of Signal (느) Reporting Register |



FIGURE 10. Registers Block Diagram

## SWITCH CONFIGURATION REGISTER

The Switch Configuration register is utilized to configure the switch. The following two tables show the Switch Configuration Register mapping and associated truth table.

| Bit | Default | Bit Name | Access | Description |
| :---: | :--- | :--- | :---: | :--- |
| $\mathrm{D}[1: 0]$ | 00 | Input Select 0 | R/W | Selects which input is routed to the OUT0. |
| $\mathrm{D}[3: 2]$ | 00 | Input Select 1 | R/W | Selects which input is routed to the OUT1. |
| $\mathrm{D}[5: 4]$ | 00 | Input Select 2 | R/W | Selects which input is routed to the OUT2. |
| $\mathrm{D}[7: 6]$ | 00 | Input Select 3 | R/W | Selects which input is routed to the OUT3. |

TABLE 9. Switch Configuration Register Truth Table

| D1 | D0 | Input Routed to the OUTO |
| :---: | :---: | :---: |
| 0 | 0 | IN0 |
| 0 | 1 | IN1 |
| 1 | 0 | IN2 |
| 1 | 1 | IN3 |

The truth tables for the OUT1, OUT2, and OUT3 outputs are identical to this table.
The switch configuration logic has a SmartPWDN circuitry which automatically optimizes the device's power consumption based on the switch configuration (i.e. It places unused I/O blocks and other unused circuitry in the power down state).

## PE LEVEL SELECT REGISTER

The PE Level Select register selects the pre-emphasis level for each of the outputs. The following two tables show the register mapping and associated truth table.

| Bit | Default | Bit Name | Access | Description |
| :---: | :--- | :--- | :---: | :--- |
| $D[1: 0]$ | 00 | PE Level Select 0 | R/W | Sets pre-emphasis level on the OUT0. |
| $D[3: 2]$ | 00 | PE Level Select 1 | R/W | Sets pre-emphasis level on the OUT1. |
| $D[5: 4]$ | 00 | PE Level Select 2 | R/W | Sets pre-emphasis level on the OUT2. |
| $D[7: 6]$ | 00 | PE Level Select 3 | R/W | Sets pre-emphasis level on the OUT3. |

TABLE 10. PE Level Select Register Truth Table

| D1 | D0 | Pre-Emphasis Level for the OUTO |
| :---: | :---: | :---: |
| 0 | 0 | Off |
| 0 | 1 | Low |
| 1 | 0 | Medium |
| 1 | 1 | High |

NOTE: The truth tables for the OUT1, OUT2, and OUT3 outputs are identical to this table.

## EQ LEVEL SELECT REGISTER

The EQ Level Select register selects the equalization level for each of the inputs. The following two tables show the register mapping and associated truth table.

| Bit | Default | Bit Name | Access | Description |
| :---: | :--- | :--- | :---: | :--- |
| $D[1: 0]$ | 00 | EQ Level Select 0 | $R / W$ | Sets equalization level on the IN0. |
| $D[3: 2]$ | 00 | EQ Level Select 1 | $R / W$ | Sets equalization level on the IN1. |
| $D[5: 4]$ | 00 | EQ Level Select 2 | $R / W$ | Sets equalization level on the IN2. |
| $D[7: 6]$ | 00 | EQ Level Select 3 | R/W | Sets equalization level on the IN3. |

TABLE 11. EQ Level Select Register Truth Table

| D1 | D0 | Equalization Level for the INO |
| :---: | :---: | :---: |
| 0 | 0 | Off |
| 0 | 1 | Low |
| 1 | 0 | Medium |
| 1 | 1 | High |

NOTE: The truth tables for the $\operatorname{IN} 1, \operatorname{IN} 2$, and $\operatorname{IN} 3$ outputs are identical to this table.

## CONTROL REGISTER

The Control register enables $\overline{\text { SoftPWDN }}$ control, individual output power down ( $\overline{\mathrm{PWDNn}}$ ) control, $\overline{\mathrm{LOS}}$ Circuitry Enable control, PE Level Select Enable control and EQ Level Select Enable control via the SMBus. The following table shows the register mapping.

| Bit | Default | Bit Name | Access | Description |
| :---: | :---: | :---: | :---: | :---: |
| D[3:0] | 1111 | $\overline{\text { PWDNn }}$ | R/W | Writing a [0] to the bit $\mathrm{D}[\mathrm{n}]$ will power down the output OUTn when either the $\overline{\text { PWDN }}$ pin OR the Control Register bit D[7] (SoftPWDN) is set to a high [1]. |
| D[4] | 0 | Ignore_External_EQ | R/W | Writing a [1] to the bit D[4] will ignore the state of the external $E Q$ pins and will allow setting the EQ levels via the SMBus interface. |
| D[5] | 0 | Ignore_External_PE | R/W | Writing a [1] to the bit D[5] will ignore the state of the external PE pins and will allow setting the PE levels via the SMBus interface. |
| D[6] | 0 | EN_LOS | R/W | Writing a [1] to the bit D[6] will enable the $\overline{\mathrm{LOS}}$ circuitry and receivers on all four inputs. The SmartPWDN circuitry will not disable any of the inputs nor any supporting $\overline{\mathrm{LOS}}$ circuitry depending on the switch configuration. |
| D[7] | 0 | $\overline{\text { SoftPWDN }}$ | R/W | Writing a [0] to the bit D[7] will place the device into the power down mode. This pin is ORed together with the PWDN pin. |

TABLE 12. Power Modes Truth Table

| $\overline{\text { PWDN }}$ | $\overline{\text { SoftPWDN }}$ | $\overline{\text { PWDNn }}$ | Power Mode |
| :---: | :---: | :---: | :---: |
| 0 | 0 | x | Power Down Mode. In this mode, all circuitry is shut down except the minimum required circuitry for the $\overline{\mathrm{LOS}}$ and SMBus Slave operation. The SMBus circuitry allows enabling the $\overline{\mathrm{LOS}}$ circuitry and receivers on all inputs in this mode by setting the EN_ $\overline{L O S}$ bit to a [1]. |
| 0 | 1 | X | Power Up Mode. In this mode, the SmartPWDN circuitry will automatically power down any unused I/O and logic blocks and other supporting circuitry depending on the switch configuration. <br> An output will be enabled only when the SmartPWDN circuitry indicates that that particular output is needed for the particular switch configuration and the respective $\overline{\text { PWDNn }}$ bit has logic high [1]. <br> An input will be enabled when the SmartPWDN circuitry indicates that that particular input is needed for the particular switch configuration or the EN_LOS bit is set to a [1]. |
| 1 | 0 | x |  |
| 1 | 1 | x |  |
|  |  |  |  |
|  |  |  |  |

## LOS REGISTER

The $\overline{\mathrm{LOS}}$ register reports an open inputs fault condition for each of the inputs. The following table shows the register mapping.

| Bit | Default | Bit Name | Access | Description |
| :---: | :--- | :--- | :---: | :--- |
| $\mathrm{D}[0]$ | 0 | $\overline{\text { LOS0 }}$ | RO | Reading a [0] from the bit D[0] indicates an open inputs fault condition on <br> the INO. A [1] indicates presence of a valid signal. |
| $\mathrm{D}[1]$ | 0 | $\overline{\text { LOS1 }}$ | RO | Reading a [0] from the bit D[1] indicates an open inputs fault condition on <br> the IN1. A [1] indicates presence of a valid signal. |
| $\mathrm{D}[2]$ | 0 | $\overline{\text { LOS2 }}$ | RO | Reading a [0] from the bit D[2] indicates an open inputs fault condition on <br> the IN2. A [1] indicates presence of a valid signal. |
| $\mathrm{D}[3]$ | 0 | $\overline{\text { LOS3 }}$ | RO | Reading a [0] from the bit D[3] indicates an open inputs fault condition on <br> the IN3. A [1] indicates presence of a valid signal. |
| $D[7: 4]$ | 0000 | Reserved | RO | Reserved for future use. Returns undefined value when read. |

## INPUT INTERFACING

The DS25CP104A／DS25CP114 accepts differential signals and allows simple AC or DC coupling．With a wide common mode range，the DS25CP104A／DS25CP114 can be DC－cou－ pled with all common differential drivers（i．e．LVPECL，LVDS， CML）．The following three figures illustrate typical DC－cou－ pled interface to common differential drivers．
The DS25CP104A inputs are internally terminated with a $100 \Omega$ resistor for optimal device performance，reduced com－ ponent count，and minimum board space．External input ter－ minations on the DS25CP114 need to be placed as close as possible to the device inputs to achieve equivalent AC per－ formance．When all four inputs are utilized it may be neces－ sary to alternate between the top and bottom layers to achieve the minimum device input to termination distance．It is rec－
ommended that SMT resistors sized 0402 or smaller be used and the mounting distance to the DS25CP114 pins kept under 200 mils．
When using the DS25CP114 in a limited multi－drop topology， any transmission line stubs should be kept very short to min－ imize any negative effects on signal quality．A single termi－ nation resistor or resistor network that matches the differential line impedance should be used．If DS25CP114 input pairs from two separate devices are to be connected to a single differential output，it is recommended that the DS25CP114 devices are mounted directly opposite of each other．One on top of the PCB and the other directly under the first on the bottom of the PCB，this keeps the distance between inputs equal to the PCB thickness．

CML3．3V or CML2．5V Driver


Typical CML Driver DC－Coupled Interface to DS25CP104A Input


Typical LVPECL Driver DC－Coupled Interface to DS25CP104A Input

Note：DS25CP114 requires external $100 \Omega$ input termination．

## OUTPUT INTERFACING

The DS25CP104A/DS25CP114 outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high
impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.


Typical Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver

## Typical Performance Characteristics



Total Jitter as a Function of Data Rate


Residual Jitter as a Function of Data Rate, FR4 Stripline Length and EQ Level


Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level


Residual Jitter as a Function of Data Rate, FR4 Stripline Length and EQ Level


Residual Jitter as a Function of Data Rate, FR4 Stripline Length and EQ Level


Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level


30073655
Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level


30073657
Supply Current as a Function of Data Rate and PE Level

Typical Performance


30073662 A 2.5 Gbps NRZ PRBS-23 without PE After 30" Differential FR-4 Stripline H: 75 ps / DIV, V: 100 mV / DIV


30073660 A 2.5 Gbps NRZ PRBS-23 with High PE After 2" Differential FR-4 Microstrip H: $\mathbf{7 5}$ ps / DIV, V: $100 \mathrm{mV} / \mathrm{DIV}$


30073664
A 2.5 Gbps NRZ PRBS-23 with High PE After 30" Differential FR-4 Stripline H: 75 ps / DIV, V: 100 mV / DIV


A 3.125 Gbps NRZ PRBS-23 without PE After 30" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV


30073661
A 3.125 Gbps NRZ PRBS-23 with High PE After 2" Differential FR-4 Microstrip H: 50 ps / DIV, V: 100 mV / DIV


30073665
A 3.125 Gbps NRZ PRBS-23 with High PE After 30" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV


30073666
A 2.5 Gbps NRZ PRBS-23 without EQ After 60" Differential FR-4 Stripline H: 75 ps / DIV, V: 100 mV / DIV


30073668
A 2.5 Gbps NRZ PRBS-23 with High EQ After 60" Differential FR-4 Stripline H: 75 ps / DIV, V: $100 \mathrm{mV} /$ DIV


A 3.125 Gbps NRZ PRBS-23 without EQ After 60" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV


3007366
A 3.125 Gbps NRZ PRBS-23 with High EQ After 60" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV

Physical Dimensions inches (millimeters) unless otherwise noted


## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage Reference | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Solutions | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagicTM | www.national.com/solarmagic |
| Wireless (PLL/VCO) | www.national.com/wireless | PowerWise® Design <br> University | www.national.com/training |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

## NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2009 National Semiconductor Corporation
For the most current product information visit us at www.national.com

|  | National Semiconductor | National Semiconductor Europe | National Semiconductor Asia |
| :--- | :--- | :--- | :--- |
| Americas Technical Technical Support Center <br> Support Center Email: europe.support@nsc.com | Pacific Technical Support Center <br> Email: support@nsc.com |  | Email: ap.support@nsc.com |

