

3.5-MHz HIGH EFFICIENCY STEP-UP CONVERTER IN CHIP SCALE PACKAGING

Check for Samples: TPS61253, TPS61254, TPS61256, TPS61258

FEATURES

- 93% Efficiency at 3.5MHz Operation
- 22µA Quiescent Current in Standby Mode
- 36µA Quiescent Current in Normal Operation
- Wide V_{IN} Range From 2.3V to 5.5V
- V_{IN} ≥ V_{OUT} Operation
- I_{OUT} ≥800mA at V_{OUT} = 4.5V, V_{IN} ≥2.65V
- I_{OUT} ≥1000mA at V_{OUT} = 5.0V, V_{IN} ≥3.3V
- I_{OUT} ≥1500mA (Peak) at V_{OUT} = 5.0V, V_{IN} ≥3.3V
- ±2% Total DC Voltage Accuracy
- Light-Load PFM Mode
- Selectable Standby Mode or True Load Disconnect During Shutdown
- Thermal Shutdown and Overload Protection
- Only Three Surface-Mount External Components Required
- Total Solution Size <25mm²
- 9-Pin NanoFree[™] (CSP) Packaging

APPLICATIONS

- · Cell Phones, Smart-Phones
- Mono and Stereo APA Applications
- USB Charging Port (5V)




Figure 1. Efficiency vs. Load Current

DESCRIPTION

The TPS6125x device provides a power supply solution for battery-powered portable applications. Intended for low-power applications, the TPS6125x supports up to 800-mA load current from a battery discharged as low as 2.65V and allows the use of low cost chip inductor and capacitors.

With a wide input voltage range of 2.3V to 5.5V, the device supports applications powered by Li-lon batteries with extended voltage range. Different fixed voltage output versions are available from 3.15V to 5.0V.

The TPS6125x operates at a regulated 3.5-MHz switching frequency and enters power-save mode operation at light load currents to maintain high efficiency over the entire load current range. The PFM mode extends the battery life by reducing the quiescent current to $36\mu A$ (typ) during light load operation.

In addition, the TPS6125x device can also maintain its output biased at the input voltage level. In this mode, the synchronous rectifier is current limited allowing external load (e.g. audio amplifier) to be powered with a restricted supply. In this mode, the quiescent current is reduced to $22\mu A$. Input current in shutdown mode is less than $1\mu A$ (typ), which maximizes battery life.

The TPS6125x offers a very small solution size due to minimum amount of external components. It allows the use of small inductors and input capacitors to achieve a small solution size. During shutdown, the load is completely disconnected from the battery.




Figure 2. Smallest Solution Size Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE DEVICE OPTION

T _A	PART NUMBER ⁽¹⁾	OUTPUT VOLTAGE	DEVICE SPECIFIC FEATURES	ORDERING ⁽²⁾	PACKAGE MARKING CHIP CODE
	TPS61253	5.0V	Supports 5V, up to 1500mA peak loading down to 3.3V input voltage	TPS61253YFF	SBF
	TPS61254	4.5V	Supports 4.5V/800mA loading down to 2.65V input voltage	TPS61254YFF	QWR
	TPS61255 ⁽³⁾	3.75V		TPS61255YFF	QWS
-40°C to 85°C	TPS61256	5.0V	Supports 5V/900mA loading down to 3.3V input voltage	TPS61256YFF	RAV
	TPS61257 ⁽³⁾	4.3V		TPS61257YFF	RAO
	TPS61258	4.5V	Supports 4.5V, up to 1500mA peak loading down to 3.3V input voltage	TPS61258YFF	SAZ
	TPS61259 ⁽³⁾	5.1V	Supports 5.1V, up to 1500mA peak loading down to 3.3V input voltage	TPS61259YFF	SAY

- (1) For detailed ordering information please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.
- (2) The YFF package is available in tape and reel. Add a R suffix (e.g. TPS61254YFFR) to order quantities of 3000 parts. Add a T suffix (e.g. TPS61254YFFT) to order quantities of 250 parts.
- (3) Product preview. Contact TI factory for more information

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
Input voltage	Voltage at VIN ⁽²⁾ , VOUT ⁽²⁾ , SW ⁽²⁾ , EN ⁽²⁾ , BP ⁽²⁾	-0.3 to 7	V
In most assumed	Continuous average current into SW (3)	1.8	Α
Input current Peak current into SW ⁽⁴⁾		3.5	А
Power dissipation Interr		Internally	limited
	Operationg temperature range, T _A ⁽⁵⁾	-40 to 85	°C
Temperature range	Operating virtual junction, T _J	-40 to 150	°C
	Storage temperature range, T _{stg}	-65 to 150	°C
	Human Body Model - (HBM)	2000	V
ESD rating ⁽⁶⁾	Charge Device Model - (CDM)	1000	V
	Machine Model - (MM)	200	V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
- (2) All voltages are with respect to network ground terminal.
- (3) Limit the junction temperature to 105°C for continuous operation at maximum output power.
- (4) Limit the junction temperature to 125°C for 5% duty cycle operation.
- In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $(T_{A(max)})$ is dependent on the maximum operating junction temperature $(T_{J(max)})$, the maximum power dissipation of the device in the application $(P_{D(max)})$, and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A(max)} = T_{J(max)} (\theta_{JA} \times P_{D(max)})$. To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.
- (6) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
		TPS61253	2.65 ⁽¹⁾		4.85	
		TPS61254	2.5		4.35	
.,	V Institution Institution	TPS61256	2.5		4.85	.,
VI	Input voltage range	TPS61257	2.5		4.15	V
		TPS61258	2.65 ⁽¹⁾		4.35	
		TPS61259	2.65 ⁽¹⁾		4.85	
R_L	Minimum resistive load for start-up	TPS6125X	55			Ω
L	Inductance	<u>.</u>	0.7	1.0	2.9	μΗ
Co	Output capacitance		3.5	5	50	μF
T _A	Ambient temperature		-40		85	°C
T_{J}	Operating junction temperature		-40		125	°C

⁽¹⁾ Up to 1000mA peak output current.

THERMAL INFORMATION

		TPS6125x	
THERMAL METRIC ⁽¹⁾		YFF	UNIT
		9 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	110	
θ_{JCtop}	Junction-to-case (top) thermal resistance		
θ_{JB}	Junction-to-board thermal resistance	35	°C/W
ΨЈΤ	Junction-to-top characterization parameter		- C/VV
ΨЈВ	Junction-to-board characterization parameter	50	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at V_{IN} = 2.3V to 5.5V, V_{OUT} = 4.5V (or V_{IN} , whichever is higher), EN = 1.8V, T_A = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 4.5V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT	
SUPPLY CURRENT							
	Operating quiescent current into V _{IN}		$I_{OUT} = 0$ mA, $V_{IN} = 3.6$ V	30	45	μΑ	
la.	Operating quiescent current into V _{OUT}	- TPS6125x	Device no	EN = V _{IN} , BP = GND Device not switching	7	15	μΑ
IQ	Standby mode quiescent current into V _{IN}		$I_{OUT} = 0$ mA, $V_{IN} = V_{OUT} = 3.6$ V EN = GND, BP = V_{IN}	11	20	μΑ	
	Standby mode quiescent current into V _{OUT}		Device not switching	9.5	15	μΑ	
I _{SD}	Shutdown current	TPS6125x	EN = GND, BP = GND	0.85	5.0	μΑ	
.,		TD00405	Falling	2.0	2.1	V	
VUVLO	V _{UVLO} Under-voltage lockout threshold TPS61	TPS6125x	Hysteresis	0.1		V	



ELECTRICAL CHARACTERISTICS (continued)

Minimum and maximum values are at V_{IN} = 2.3V to 5.5V, V_{OUT} = 4.5V (or V_{IN} , whichever is higher), EN = 1.8V, T_A = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 4.5V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENABL	E, BYPASS						
V_{IL}	Low-level input voltage					0.4	V
V_{IH}	High-level input voltage	TPS6125x		1.0			V
I_{lkg}	Input leakage current		Input connected to GND or V_{IN}			0.5	μΑ
OUTPU	т		,				
			2.3V ≤ V _{IN} ≤ 4.85V, I _{OUT} = 0mA PWM operation. Open Loop	4.92	5	5.08	
	Regulated DC output voltage	TPS61253	$3.3V \le V_{IN} \le 4.85V$, $0mA \le I_{OUT} \le 1000mA$ PFM/PWM operation	4.85	5	5.2	V
	Regulated BC output voltage		$3.3V \le V_{\text{IN}} \le 4.85V$, $0\text{mA} \le I_{\text{OUT}} \le 1500\text{mA}$ PFM/PWM operation Pulsed load test; Pulse width $\le 20\text{ms}$; Duty cycle $\le 10\%$	4.75	5	5.2	
	Pagulated DC autput voltage	TPS61254	2.3V ≤ V _{IN} ≤ 4.35V, I _{OUT} = 0mA PWM operation. Open Loop	4.43	4.5	4.57	V
	Regulated DC output voltage	1F301234	$2.65V \le V_{IN} \le 4.35V$, $0mA \le I_{OUT} \le 800mA$ PFM/PWM operation	4.4	4.5	4.65	V
	Regulated DC output voltage	TPS61256	2.3V ≤ V _{IN} ≤ 4.85V, I _{OUT} = 0mA PWM operation. Open Loop	4.92	5	5.08	5.08 V 5.2
V _{OUT}	Regulated DC output voltage	17301230	$2.65V \le V_{IN} \le 4.85V$, $0mA \le I_{OUT} \le 700mA$ PFM/PWM operation	4.9	5	5.2	
001	Regulated DC output voltage	TPS61257	2.3V ≤ V _{IN} ≤ 4.15V, I _{OUT} = 0mA PWM operation. Open loop.	4.23	4.3	4.37	V
			$2.65V \le V_{IN} \le 4.15V$, $0mA \le I_{OUT} \le 800mA$ PFM/PWM operation	4.2	4.3	4.45	•
		TPS61258	2.3V ≤ V _{IN} ≤ 4.35V, I _{OUT} = 0mA PWM operation. Open Loop	4.43	4.5	4.57	
	Regulated DC output voltage		$3.3V \le V_{\text{IN}} \le 4.35V$, $0\text{mA} \le I_{\text{OUT}} \le 1500\text{mA}$ PFM/PWM operation Pulsed load test; Pulse width $\le 20\text{ms}$; Duty cycle $\le 10\%$	4.3	4.5	4.65	V
			$2.3V \le V_{IN} \le 4.85V$, $I_{OUT} = 0$ mA PWM operation. Open Loop	5.02	5.1	5.18	
	Regulated DC output voltage	TPS61259	$3.3 \text{V} \leq \text{V}_{\text{IN}} \leq 4.85 \text{V}$, $0 \text{mA} \leq \text{I}_{\text{OUT}} \leq 1500 \text{mA}$ PFM/PWM operation Pulsed load test; Pulse width $\leq 20 \text{ms}$; Duty cycle $\leq 10\%$	4.75	5.1	5.3 V	
	Power-save mode output ripple voltage	TD004054	PFM operation, I _{OUT} = 1mA		45		
	Standby mode output ripple voltage	TPS61254 TPS61258	EN = GND, BP = V _{IN} , I _{OUT} = 0mA		80		mVpk
ΔV _{OUT}	PWM mode output ripple voltage		PWM operation, I _{OUT} = 200mA		20		
 ▼OUT	Power-save mode output ripple voltage	TPS61253	PFM operation, I _{OUT} = 1mA		50		
	Standby mode output ripple voltage	TPS61256 TPS61259	EN = GND, BP = V _{IN} , I _{OUT} = 0mA		80		mVpk
	PWM mode output ripple voltage		PWM operation, I _{OUT} = 200mA		20		




ELECTRICAL CHARACTERISTICS (continued)

Minimum and maximum values are at V_{IN} = 2.3V to 5.5V, V_{OUT} = 4.5V (or V_{IN} , whichever is higher), EN = 1.8V, T_A = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 4.5V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER	SWITCH					•	
_	High-side MOSFET on resistance	TDCC405			170	170	
r _{DS(on)}	Low-side MOSFET on resistance	TPS6125x			100		mΩ
I _{lkg}	Reverse leakage current into VOUT	TPS6125x	EN = GND, BP = GND			3.5	μA
		TPS61253 TPS61258 TPS61259	EN = V _{IN} , BP = GND. Open Loop	3300	3620	3900	A
I _{LIM}	Switch valley current limit	TPS61254 TPS61256 TPS61257	EN = V _{IN} , BP = GND. Open Loop	1900	2150	2400	mA
	Pre-charge mode current limit (linear mode)	TPS6125x	EN = GND, BP = V _{IN}	165	215	265	mA
	Overtemperature protection	TPS6125x			140		°C
	Overtemperature hysteresis	1P30123X			20		°C
OSCILL	ATOR	•		•		•	
fosc	Oscillator frequency	TPS6125x	V _{IN} = 3.6V V _{OUT} = 4.5V		3.5		MHz
TIMING							
		TPS6125x	BP = GND, I _{OUT} = 0mA. Time from active EN to start switching		70		μs
	Start-up time	TPS61253 TPS61254 TPS61256 TPS61258 TPS61259	BP = GND, I _{OUT} = 0mA. Time from active EN to V _{OUT}		400		μs



PIN ASSIGNMENTS



BOTTOM VIEW





Table 1. TERMINAL FUNCTIONS

TE	TERMINAL		RMINAL I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION		
			This is the mode selection pin of the device and is only of relevance when the device is disabled (EN = Low). This pin must not be left floating and must be terminated. Refer to Table 3 for more details.		
BP	BP C3 I		BP = Low: The device is in true shutdown mode.		
			BP = High: The output is biased at the input voltage level with a maximum load current capability of ca. 150mA. In standby mode, the device only consumes a standby current of 22µA (typ).		
EN	В3	I	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated.		
GND	C1, C2		Ground pin.		
SW	B1, B2	I/O	This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.		
VIN	А3	Į	Power supply input.		
VOUT	A1, A2	0	Boost converter output.		

FUNCTIONAL BLOCK DIAGRAM





PARAMETER MEASUREMENT INFORMATION




Table 2. List of Components

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
L ⁽¹⁾	1.0μH, 1.8A, 48mΩ, 3.2 x 2.5 x 1.0mm max. height	LQM32PN1R0MG0, muRata
L ⁽²⁾	1.0μH, 3.7A, 37mΩ, 3.2 x 2.5 x 1.2mm max. height	DFE322512C, TOKO
C _I	4.7µF, 6.3V, 0402, X5R ceramic	GRM155R60J475M, muRata
Co	10μF, 6.3V, 0603, X5R ceramic	GRM188R60J106ME84, muRata


Inductor used to characterize TPS61254YFF, TPS61255YFF, TPS61256YFF and TPS61257YFF devices. Inductor used to characterize TPS61253YFF, TPS61258YFF and TPS61259YFF devices.




TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
n	F#isianay	vs Output current	3, 4, 5, 7
η	Efficiency	vs Input voltage	6
\/	DC output voltage	vs Output current	8, 9, 10, 11, 12, 16
Vo	DC output voltage	vs Input voltage	13
lo	Maximum output current	vs Input voltage	14, 15
ΔV _O	Peak-to-peak output ripple voltage	vs Output current	17, 18, 19
I _{CC}	Supply current	vs Input voltage	20, 21
	DC pre-charge current	vs Differential input-output voltage	22, 23
I _{LIM}	Valley current limit	vs Temperature	24, 25
r _{DS(on)}	MOSFET r _{DS(on)}	vs Temperature	26
	PFM operation		27
	PWM operation		28
	Combined line/load transient response		29
	Load transient response		30, 32
	AC load transient response		31, 33
	Start-up		34, 35








Submit Documentation Feedback


EFFICIENCY






















Figure 10.




Figure 12.

MAXIMUM OUTPUT CURRENT








Figure 13.

INPUT VOLTAGE 2300 $V_O = 5 V (TPS61256)$ 2100 PWM Operation Io - Maximum Output Current - mA 1900 $T_A = -40$ °C 1700 = 25°C 1500 T_A = 85°C 1300 1100 900 700 500 3.25 3.5 3.75 2.5 2.75 4 4.25 4.5 4.75 V_I - Input Voltage - V


Figure 14.







PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE



IO - Output Current - mA

Figure 17.

100 200 300 400 500 600 700 800 900 1000

PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE **OUTPUT CURRENT**




Figure 18.

PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE




Figure 19.

SUPPLY CURRENT




Figure 20.

DC PRE-CHARGE CURRENT






Figure 21.

DIFFERENTIAL INPUT-OUTPUT VOLTAGE 250 245 240 235 230 225 $V_1 = 2.7 V$ Pre-Charge Current - mA 220 T_A = 25°C $V_1 = 4.5 V_1$ 215 T_A = 25°C 210 205 200 195 $V_1 = 3.6 V$ 190 185 T_A = 25°C 180 175 170 165 160 155 150 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7 3 3.3 3.6 3.9 4.2 4.5 Differential Input - Output Voltage - V

Figure 22.

DC PRE-CHARGE CURRENT vs




Figure 23.





Figure 24.









Figure 26.






Figure 27.

Figure 28.



COMBINED LINE/LOAD TRANSIENT RESPONSE




Figure 29.

LOAD TRANSIENT RESPONSE IN PFM/PWM OPERATION




Figure 30.

AC LOAD TRANSIENT RESPONSE




Figure 31.

LOAD TRANSIENT RESPONSE IN PFM/PWM OPERATION




Figure 32.






Figure 33. Figure 34.




Figure 35.



DETAILED DESCRIPTION

OPERATION

The TPS6125x synchronous step-up converter typically operates at a quasi-constant 3.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS6125x converter operates in power-save mode with pulse frequency modulation (PFM).

During PWM operation, the converter uses a novel quasi-constant on-time valley current mode control scheme to achieve excellent line/load regulation and allows the use of a small ceramic inductor and capacitors. Based on the $V_{\text{IN}}/V_{\text{OUT}}$ ratio, a simple circuit predicts the required on-time.

At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned-on and the inductor current decays to a preset valley current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.

In general, a dc/dc step-up converter can only operate in "true" boost mode, i.e. the output "boosted" by a certain amount above the input voltage. The TPS6125x device operates differently as it can smoothly transition in and out of zero duty cycle operation. Therefore the output can be kept as close as possible to its regulation limits even though the converter is subject to an input voltage that tends to be excessive. In this operation mode, the output current capability of the regulator is limited to ca. 150mA. Refer to the typical characteristics section (DC Output Voltage vs. Input Voltage) for further details.


The current mode architecture with adaptive slope compensation provides excellent transient load response, requiring minimal output filtering. Internal soft-start and loop compensation simplifies the design process while minimizing the number of external components.

POWER-SAVE MODE

The TPS6125X integrates a power-save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage.

It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.





STANDBY MODE

The TPS6125x device is able to maintain its output biased at the input voltage level. In so called standby mode (EN = 0, BP = 1), the synchronous rectifier is current limited to ca. 150mA allowing an external load (e.g. audio amplifier) to be powered with a restricted supply. The output voltage is slightly reduced due to voltage drop across the rectifier MOSFET and the inductor DC resistance. The device consumes only a standby current of $22\mu A$ (typ).

Table 3. Operating Mode Control

OPERATING MODE	EN	BP
Shutdown, True Load Disconnect (SD)	0	0
Standby Mode, Output Pre-Biased (SM)	0	1
Posst Operating Mode (PST)	1	0
Boost Operating Mode (BST)	1	1

CURRENT LIMIT OPERATION

The TPS6125x device employs a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current $(I_{OUT(CL)})$, before entering current limit (CL) operation, can be defined by Equation 1.

$$I_{OUT(CL)} = (1 - D) \cdot (I_{VALLEY} + \frac{1}{2} \Delta I_L)$$
(1)

The duty cycle (D) can be estimated by Equation 2

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
 (2)

and the peak-to-peak current ripple (ΔI_1) is calculated by Equation 3

$$\Delta I_{L} = \frac{V_{IN}}{L} \cdot \frac{D}{f} \tag{3}$$

The output current, $I_{OUT(DC)}$, is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached the output voltage decreases during further load increase.

Figure 36 illustrates the inductor and rectifier current waveforms during current limit operation.




Figure 36. Inductor/Rectifier Currents in Current Limit Operation



ENABLE

The TPS6125x device starts operation when EN is set high and starts up with the soft-start sequence. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN and BP pins low forces the device in shutdown, with a shutdown current of typically $1\mu A$. In this mode, true load disconnect between the battery and load prevents current flow from V_{IN} to V_{OUT} , as well as reverse flow from V_{OUT} to V_{IN} .

Pulling the EN pin low and the BP pin high forces the device in standby mode, refer to the STANDBY MODE section for more details.

LOAD DISCONNECT AND REVERSE CURRENT PROTECTION

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS6125x is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

SOFTSTART

The TPS6125x device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

UNDERVOLTAGE LOCKOUT

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling V_{IN} trips the under-voltage lockout threshold V_{UVLO} which is typically 2.0V. The device starts operation once the rising V_{IN} trips V_{UVLO} threshold plus its hysteresis of 100 mV at typ. 2.1V.

THERMAL REGULATION

The TPS6125x device contains a thermal regulation loop that monitors the die temperature during the pre-charge phase. If the die temperature rises to high values of about 110 °C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J , exceeds 140°C (typ.) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.



APPLICATION INFORMATION

INDUCTOR SELECTION

A boost converter normally requires two main passive components for storing energy during the conversion, an inductor and an output capacitor are required. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power switches.

The inductor peak current varies as a function of the load, the input and output voltages and can be estimated using Equation 4.

$$I_{L(PEAK)} = \frac{V_{IN} \cdot D}{2 \cdot f \cdot L} + \frac{I_{OUT}}{(1-D) \cdot \eta} \quad \text{with} \quad D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
(4)

Selecting an inductor with insufficient saturation performance can lead to excessive peak current in the converter. This could eventually harm the device and reduce it's reliability.

When selecting the inductor, as well as the inductance, parameters of importance are: maximum current rating, series resistance, and operating temperature. The inductor DC current rating should be greater (by some margin) than the maximum input average current, refer to Equation 5 and CURRENT LIMIT OPERATION section for more details.

$$I_{L(DC)} = \frac{V_{OUT}}{V_{IN}} \cdot \frac{1}{\eta} \cdot I_{OUT}$$
(5)

The TPS6125x series of step-up converters have been optimized to operate with a effective inductance in the range of $0.7\mu H$ to $2.9\mu H$ and with output capacitors in the range of $10\mu F$ to $47\mu F$. The internal compensation is optimized for an output filter of L = $1\mu H$ and C_O = $10\mu F$. Larger or smaller inductor values can be used to optimize the performance of the device for specific operating conditions. For more details, see the CHECKING LOOP STABILITY section.

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance, $R_{(DC)}$, and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- · Radiation losses

The following inductor series from different suppliers have been used with the TPS6125x converters.

Table 4. List of Inductors

MANUFACTURER	SERIES	DIMENSIONS (in mm)
HITACHI METALS KSLI-322512BL1-1R0		3.2 x 2.5 x 1.2 max. height
MUDATA	LQM32PN1R0MG0	3.2 x 2.5 x 1.0 max. height
MURATA	LQM2HPN1R0MG0	2.5 x 2.0 x 1.0 max. height
TOKO	DFE322512C-1R0	3.2 x 2.5 x 1.2 max. height



OUTPUT CAPACITOR

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the V_{OUT} and GND pins of the IC. To get an estimate of the recommended minimum output capacitance, Equation 6 can be used.

$$C_{MIN} = \frac{I_{OUT} \cdot (V_{OUT} - V_{IN})}{f \cdot \Delta V \cdot V_{OUT}}$$
(6)

Where f is the switching frequency which is 3.5MHz (typ.) and ΔV is the maximum allowed output ripple.

With a chosen ripple voltage of 20mV, a minimum effective capacitance of $9\mu\text{F}$ is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using Equation 7

$$V_{ESR} = I_{OUT} \cdot R_{ESR} \tag{7}$$

An MLCC capacitor with twice the value of the calculated minimum should be used due to DC bias effects. This is required to maintain control loop stability. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients but the total output capacitance value should not exceed ca. $50\mu F$.

DC bias effect: high cap. ceramic capacitors exhibit DC bias effects, which have a strong influence on the device's effective capacitance. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and it's effective capacitance. For instance, a $10\mu F$ X5R 6.3V 0603 MLCC capacitor would typically show an effective capacitance of less than $4\mu F$ (under 5V bias condition, high temperature).

In applications featuring high pulsed load currents (e.g. TPS61253 based solution) it is recommended to run the converter with a reasonable amount of effective output capacitance, for instance x2 10μ F X5R 6.3V 0603 MLCC capacitors connected in parallel.

INPUT CAPACITOR

Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 4.7µF input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between C_l and the power source lead to reduce ringing than can occur between the inductance of the power source leads and C_l .



CHECKING LOOP STABILITY

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- · Switching node, SW
- Inductor current, I_I
- Output ripple voltage, V_{OUT(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)}$ x ESR, where ESR is the effective series resistance of C_{OUT} . $\Delta I_{(LOAD)}$ begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

LAYOUT CONSIDERATIONS

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to the ground pins of the IC.




Figure 37. Suggested Layout (Top)



THERMAL INFORMATION

INSTRUMENTS

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- · Introducing airflow in the system

As power demand in portable designs is more and more important, designers must figure the best trade-off between efficiency, power dissipation and solution size. Due to integration and miniaturization, junction temperature can increase significantly which could lead to bad application behaviors (i.e. premature thermal shutdown or worst case reduce device reliability).

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists (e.g. TPS61253 or TPS61259 based solutions), special care must be paid to thermal dissipation issues in board design. The device operating junction temperature (T_J) should be kept below 125°C.



TYPICAL APPLICATION




Figure 38. Combined Audio Amplifier Power Supply




Figure 39. "Boosted" Audio Power Supply




Figure 40. "Boosted" Stereo Audio Power Supply






Figure 41. Single Cell Li-lon Power Solution for Tablet PCs featuring "Boosted" Audio Power Supply and USB-OTG I/F





Figure 42. Single Cell Li-lon Power Solution for Tablet PCs featuring x2 USB Host Ports, HDMI I/F




PACKAGE SUMMARY

CHIP SCALE PACKAGE (BOTTOM VIEW)



CHIP SCALE PACKAGE (TOP VIEW)



Code:

- YM 2 digit date code
- S assembly site code
- CC chip code (see ordering table)
- LLLL lot trace code

PACKAGE DIMENSIONS

The dimensions for the YFF-9 package are shown in Table 5. See the package drawing at the end of this data sheet.

Table 5. YFF-9 Package Dimensions

Packaged Devices	D	E		
TPS6125xYFF	1.206 ±0.03 mm	1.306 ±0.03 mm		



REVISION HISTORY

Note: Page numbers of current revision may differ from previous versions.

CI	hanges from Original (September 2011) to Revision A	Page
<u>.</u>	Changed device TPS61256 to production status	2
CI	hanges from Revision A (October 2011) to Revision B	Page
•	Added TPS61253 and TPS61258 to data sheet header as production devices	1
•	Changed devices TPS61253 and TPS61258 to production status	2
•	Changed graphic entity for Figure 5	9
•	Changed graphic entity for Figure 12	10
•	Changed graphic entity for Figure 15	11
•	Changed graphic entity for Figure 25	14





18-May-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS61253YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61253YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61254YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61254YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61256YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61256YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61258YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TPS61258YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

18-May-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

2-Jun-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61253YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61254YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61254YFFT	DSBGA	YFF	9	250	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61256YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61256YFFT	DSBGA	YFF	9	250	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61258YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1
TPS61258YFFT	DSBGA	YFF	9	250	180.0	8.4	1.41	1.31	0.69	4.0	8.0	Q1

www.ti.com 2-Jun-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS61253YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0	
TPS61254YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0	
TPS61254YFFT	DSBGA	YFF	9	250	210.0	185.0	35.0	
TPS61256YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0	
TPS61256YFFT	DSBGA	YFF	9	250	210.0	185.0	35.0	
TPS61258YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0	
TPS61258YFFT	DSBGA	YFF	9	250	210.0	185.0	35.0	

YFF (R-XBGA-N49)


DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
 - E. Reference Product Data Sheet for array population.7 x 7 matrix pattern is shown for illustration only.
 - F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Ç. NanoFree™ package configuration.
- The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
- E. Reference Product Data Sheet for array population. 3 x 3 matrix pattern is shown for illustration only.
- F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Wireless Connectivity

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com