

DDR3 SDRAM VLP Registered DIMM Based on 1Gb B version

**HMT112V7BFR8C
HMT125V7BFR8C
HMT125V7BFR4C
HMT351V7BMR8C
HMT351V7BMR4C**

**** Contents may be changed at any time without any notice.**

Revision History

Revision No.	History	Draft Date	Remark
0.01	Initial Release	2008-12	
0.1	Added IDD Specificaion	2009-04	

Table of Contents

1. Description

- 1.1 Device Features and Ordering Information
 - 1.1.1 Features
 - 1.1.2 Ordering Information
- 1.2 Speed Grade & Key Parameters
- 1.3 Address Table

2. Pin Architecture

- 2.1 Pin Definition
- 2.2 Input/Output Functional Description
- 2.3 Pin Assignment

3. Functional Block Diagram

- 3.1 1GB, 128Mx72 Module(1Rank of x8)
- 3.2 2GB, 256Mx72 Module(2Rank of x8)
- 3.3 2GB, 256Mx72 Module(1Rank of x4)
- 3.4 4GB, 512Mx72 Module(4Rank of x8)
- 3.5 4GB, 512Mx72 Module(2Rank of x4)

4. Input/Output Capacitance & AC Parametrics

5. IDD Specifications

6. DIMM Outline Diagram

- 6.1 1GB, 128Mx72 Module(1Rank of x8)
- 6.2 2GB, 256Mx72 Module(2Rank of x8)
- 6.3 2GB, 256Mx72 Module(1Rank of x4)
- 6.4 4GB, 512Mx72 Module(4Rank of x8)
- 6.5 4GB, 512Mx72 Module(2Rank of x4)

1. Description

This Hynix DDR3 VLP (Very Low Profile) registered Dual In-Line Memory Module (DIMM) series consists of 1Gb B generation. These are intended for use as main memory in server and workstation systems, providing a high performance 8 byte interface in 133.35mm width form factor of industry standard. It is suitable for easy interchange and addition.

1.1 Device Features & Ordering Information

1.1.1 Features

- VDD=VDDQ=1.5V
- VDDSPD=3.3V to 3.6V
- Fully differential clock inputs (CK, $\overline{\text{CK}}$) operation
- Differential Data Strobe (DQS, $\overline{\text{DQS}}$)
- On chip DLL align DQ, DQS and /DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 5, 6, 7, 8, 9, 10, and (11) supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8
- Programmable burst length 4/8 with both nibble sequential and interleave mode
- BL switch on the fly
- 8banks
- 8K refresh cycles /64ms
- DDR3 SDRAM Package: JEDEC standard 78ball FBGA(x4/x8), 96ball FBGA(x16) with support balls
- Driver strength selected by EMRS
- Dynamic On Die Termination supported
- Asynchronous RESET pin supported
- ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- Write Levelization supported
- Auto Self Refresh supported
- 8 bit pre-fetch
- SPD with Integrated TS of Class B

1.1.2 Ordering Information

Part Name	Density	Organization	# of DRAMs	# of ranks	Materials	FDHS
HMT112V7BFR8C-G7/H9	1GB	128Mx72	9	1	Halogen free	X
HMT125V7BFR8C-G7/H9	2GB	256Mx72	18	2	Halogen free	X
HMT125V7BFR4C-G7/H9	2GB	256Mx72	18	1	Halogen free	X
HMT351V7BMR8C-G7/H9	4GB	512Mx72	36	4	Halogen free	X
HMT351V7BMR4C-G7/H9	4GB	512Mx72	36	2	Halogen free	X

*Please Contact local sales administrator for more details of part number

1.2 Speed Grade & Key Parameters

MT/S	DDR3-1066	DDR3-1333	Unit
Grade	-G7	-H9	
tCK (min)	1.875	1.5	ns
CAS Latency	7	9	tCK
tRCD (min)	13.125	13.5	ns
tRP (min)	13.125	13.5	ns
tRAS (min)	37.5	36	ns
tRC (min)	50.625	49.5	ns
CL-tRCD-tRP	7-7-7	9-9-9	tCK

1.3 Address Table

	1GB(1Rx8)	2GB(2Rx8)	2GB(1Rx4)	4GB(4Rx8)	4GB(2Rx4)
Organization	128M x 72	256M x 72	256M x 72	512M x 72	512M x 72
Refresh Method	8K/64ms	8K/64ms	8K/64ms	8K/64ms	8K/64ms
Row Address	A0-A13	A0-A13	A0-A13	A0-A13	A0-A13
Column Address	A0-A9	A0-A9	A0-A9,A11	A0-A9,A11	A0-A9,A11
Bank Address	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2
Page Size	1KB	1KB	1KB	1KB	1KB
# of Rank	1	2	1	4	2
# of Device	9	18	18	36	36

2. Pin Architecture

2.1 Pin Definition

Pin Name	Description	Num -ber	Pin Name	Description	Num -ber
A0–A9,A11 A13–A15	Address Inputs	14	A10/AP	Address Input/Autoprecharge	1
BA0–BA2	SDRAM Bank Addresses	3	A12/ $\overline{BC}$	Address Input/Autoprecharge	1
$\overline{RAS}$	Row Address Strobe	1	SCL	Serial Presence Detect (SPD) Clock Input	1
$\overline{CAS}$	Column Address Strobe	1	SDA	SPD Data Input/Output	1
$\overline{WE}$	Write Enable	1	SA0–SA2	SPD Address Inputs	3
$\overline{S0}$ – $\overline{S3}$	Chip Selects	4	Par_in	Parity Bit For The Address and Control Bus	1
CKE0–CKE1	Clock Enables	2	$\overline{ERR_OUT}$	Parity Error Found on the Address and Control Bus	1
ODT0–ODT1	On-die termination Inputs	2	$\overline{EVENT}$	Reserved for Optional Hardware temperature Sensing	1
DQ0–DQ63	Data Input/Output	64	TEST	Memory Bus Test Tool (Not Connected and Not Usable on DIMMs)	1
CB0–CB7	Data Check Bits Input/Output	8	$\overline{RESET}$	Register and SDRAM control pin	1
DQS0–DQS8	Data Strobes	9	VDD	Power Supply	22
$\overline{DQS0}$ – $\overline{DQS8}$	Data Strobes, Negative Line	9	VSS	Ground	59
DM0–DM8 DQS9–DQS17 TDQS9–TDQS17	Data Masks Data Strobes Termination Data Strobes	9	VREFDQ	Reference Voltage for DQ	1
			VREFCA	Reference Voltage for CA	1
			VTT	Termination Voltage	4
$\overline{DQS9}$ – $\overline{DQS17}$ $\overline{TDQS9}$ – $\overline{TDQS17}$	Data Strobes, Negative Line Termination Data Strobes	9	VDDSPD	SPD Power	1
			CK1	Clock Input, positive line	1
CK0	Clock Input, positive line	1	$\overline{CK1}$	Clock Input, negative line	1
$\overline{CK0}$	Clock Input, positive Line	1			

2.2 Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0	IN	Positive Line	Positive line of the differential pair of system clock inputs that drives input to the on-DIMM Clock Driver.
$\overline{\text{CK0}}$	IN	Negative Line	Negative line of the differential pair of system clock inputs that drives the input to the on-DIMM Clock Driver.
CK1	IN	Positive Line	Terminated but not used on RDIMMs
$\overline{\text{CK1}}$	IN	Negative Line	Terminated but not used on RDIMMs
CKE0–CKE1	IN	Active High	CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers of the SDRAMs. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank)
$\overline{\text{S0}}\text{--}\overline{\text{S3}}$	IN	Active Low	Enables the command decoders for the associated rank of SDRAM when low and disables decoders. When decoders are disabled, new commands are ignored and previous operations continue. Other combinations of these input signals perform unique functions, including disabling all outputs (except CKE and ODT) of the register(s) on the DIMM or accessing internal control words in the register device(s). For modules with two registers, S[3:2] operate similarly to S[1:0] for the second set of register outputs or register control words.
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	IN	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
ODT0–ODT1	IN	Active High	On-Die Termination control signals
VREFDQ	Supply		Reference voltage for DQ0–DQ63 and CB0–CB7
VREFCA	Supply		Reference voltage for A0–A15, BA0–BA2, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{S0}}$, $\overline{\text{S1}}$, CKE0, CKE1, Par_In, ODT0 and ODT1.
VDDQ	Supply		Power supply for the DDR3 SDRAM output buffers to provide improved noise immunity. For all current DDR3 unbuffered DIMM designs, VDDQ shares the same power plane as VDD pins.
BA0–BA2	IN	—	Selects which SDRAM bank of eight is activated. BA0–BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines mode register is to be accessed during an MRS cycle.
A0–A9 A10/AP A11 A12/BC A13–A15	IN	—	Provided the row address for Active commands and the column address and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA. A12 is also utilized for BL 4/8 identification for “BL on the fly” during CAS command. The address inputs also provide the op-code during Mode Register Set commands.
DQ0–DQ63, CB0–CB7	I/O	—	Data and Check Bit Input/Output pins.

Symbol	Type	Polarity	Function
DM0–DM8	IN	Active High	Masks write data when high, issued concurrently with input data.
V _{DD} , V _{SS}	Supply		Power and ground for the DDR3 SDRAM input buffers, and core logic.
V _{TT}	Supply		Termination Voltage for Address/Command/Control/Clock nets.
DQS0–DQS17	I/O	Positive Edge	Positive line of the differential data strobe for input and output data.
$\overline{\text{DQS0}}\text{--}\overline{\text{DQS17}}$	I/O	Negative Edge	Negative line of the differential data strobe for input and output data.
TDQS9–TDQS17 $\overline{\text{TDQS9}}\text{--}\overline{\text{TDQS17}}$	OUT		TDQS/TDQS is applicable for x8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11=0 in MR1.
SA0–SA2		—	These signals are tied at the system planar to either V _{SS} or V _{DDSPD} to configure the serial SPD EEPROM address range.
SDA	I/O	—	This bidirectional pin is used to transfer data into or out of the SPD EEPROM. An external resistor may be connected from the SDA bus line to V _{DDSPD} to act as a pullup on the system board.
SCL	IN	—	This signal is used to clock data into and out of the SPD EEPROM. An external resistor may be connected from the SCL bus time to V _{DDSPD} to act as a pull up.
V _{DDSPD}	Supply		Serial EEPROM positive power supply wired to a separate power pin at the connector which supports from 3.0 Volt to 3.6 Volt (nominal 3.3V) operation.
$\overline{\text{EVENT}}$	OUT (open drain)	Active Low	This signal indicates that a thermal event has been detected in the thermal sensing device. The system should guarantee the electrical level requirement is met for the $\overline{\text{EVENT}}$ pin on TS/SPD part.
$\overline{\text{RESET}}$	IN		The $\overline{\text{RESET}}$ pin is connected to the $\overline{\text{RESET}}$ pin on the register and to the $\overline{\text{RESET}}$ pin on the DRAM. When low, all register outputs will be driven low and the Clock Driver clocks to the DRAMs and register(s) will be set to low level (the Clock Driver will remain synchronized with the input clock)
Par_In	IN		Parity bit for the Address and Control bus. ("1":Odd, "0":Even)
$\overline{\text{Err_Out}}$	OUT (open drain)		Parity error detected on the Address and Control bus. A resistor may be connected from $\overline{\text{Err_Out}}$ bus line to V _{DD} on the system planar to act as a pull up.
TEST			Used by memory bus analysis tools (unused (NC) on memory DIMMs)


2.3 Pin Assignment


Pin #	Front Side (left 1–60)	Pin #	Back Side (right 121–180)	Pin #	Front Side (left 61–120)	Pin #	Back Side (right 181–240)
1	VREFDQ	121	Vss	61	A2	181	A1
2	Vss	122	DQ4	62	VDD	182	VDD
3	DQ0	123	DQ5	63	NC, CK1	183	VDD
4	DQ1	124	Vss	64	NC, $\overline{\text{CK1}}$	184	CK0
5	Vss	125	DM0,DQS9,TDQS9	65	VDD	185	$\overline{\text{CK0}}$
6	$\overline{\text{DQS0}}$	126	NC, $\overline{\text{DQS9}}$, $\overline{\text{TDQS9}}$	66	VDD	186	VDD
7	DQS0	127	Vss	67	VREFCA	187	$\overline{\text{EVENT}}$, NC
8	Vss	128	DQ6	68	Par_in, NC	188	A0
9	DQ2	129	DQ7	69	VDD	189	VDD
10	DQ3	130	Vss	70	A10 / AP	190	BA1
11	Vss	131	DQ12	71	BA0	191	VDD
12	DQ8	132	DQ13	72	VDD	192	$\overline{\text{RAS}}$
13	DQ9	133	Vss	73	$\overline{\text{WE}}$	193	$\overline{\text{S0}}$
14	Vss	134	DM1,DQS10,TDQS10	74	$\overline{\text{CAS}}$	194	VDD
15	$\overline{\text{DQS1}}$	135	NC, $\overline{\text{DQS10}}$, $\overline{\text{TDQS10}}$	75	VDD	195	ODT0
16	DQS1	136	Vss	76	$\overline{\text{S1}}$, NC	196	A13
17	Vss	137	DQ14	77	ODT1, NC	197	VDD
18	DQ10	138	DQ15	78	VDD	198	$\overline{\text{S3}}$, NC
19	DQ11	139	Vss	79	$\overline{\text{S2}}$, NC	199	Vss
20	Vss	140	DQ20	80	Vss	200	DQ36
21	DQ16	141	DQ21	81	DQ32	201	DQ37
22	DQ17	142	Vss	82	DQ33	202	Vss
23	Vss	143	DM2,DQS11,TDQS11	83	Vss	203	DM4,DQS13,TDQS13
24	$\overline{\text{DQS2}}$	144	NC, $\overline{\text{DQS11}}$, $\overline{\text{TDQS11}}$	84	$\overline{\text{DQS4}}$	204	NC, $\overline{\text{DQS13}}$, $\overline{\text{TDQS13}}$
25	DQS2	145	Vss	85	DQS4	205	Vss
26	Vss	146	DQ22	86	Vss	206	DQ38
27	DQ18	147	DQ23	87	DQ34	207	DQ39
28	DQ19	148	Vss	88	DQ35	208	Vss
29	Vss	149	DQ28	89	Vss	209	DQ44
30	DQ24	150	DQ29	90	DQ40	210	DQ45
31	DQ25	151	Vss	91	DQ41	211	Vss
32	Vss	152	DM3,DQS12,TDQS12	92	Vss	212	DM5,DQS14,TDQS14
33	$\overline{\text{DQS3}}$	153	NC, $\overline{\text{DQS12}}$, $\overline{\text{TDQS12}}$	93	$\overline{\text{DQS5}}$	213	NC, $\overline{\text{DQS14}}$, $\overline{\text{TDQS14}}$
NC = No Connect; RFU = Reserved Future Use							

Pin #	Front Side (left 1–60)	Pin #	Back Side (right 121–180)	Pin #	Front Side (left 61–120)	Pin #	Back Side (right 181–240)
34	DQS3	154	Vss	94	DQS5	214	Vss
35	Vss	155	DQ30	95	Vss	215	DQ46
36	DQ26	156	DQ31	96	DQ42	216	DQ47
37	DQ27	157	Vss	97	DQ43	217	Vss
38	Vss	158	CB4, NC	98	Vss	218	DQ52
39	CB0, NC	159	CB5, NC	99	DQ48	219	DQ53
40	CB1, NC	160	Vss	100	DQ49	220	Vss
41	Vss	161	DM8,DQS17,TDQS17 NC	101	Vss	221	DM6,DQS15,TDQS15
42	$\overline{\text{DQS8}}$	162	NC, $\overline{\text{DQS17}}$, $\overline{\text{TDQS17}}$	102	$\overline{\text{DQS6}}$	222	NC, $\overline{\text{DQS15}}$, $\overline{\text{TDQS15}}$
43	DQS8	163	Vss	103	DQS6	223	Vss
44	Vss	164	CB6, NC	104	Vss	224	DQ54
45	CB2, NC	165	CB7, NC	105	DQ50	225	DQ55
46	CB3, NC	166	Vss	106	DQ51	226	Vss
47	Vss	167	NC(TEST)	107	Vss	227	DQ60
48	VTT, NC	168	$\overline{\text{RESET}}$	108	DQ56	228	DQ61
KEY		KEY		109	DQ57	229	Vss
49	VTT, NC	169	CKE1, NC	110	Vss	230	DM7,DQS16,TDQS16
50	CKE0	170	VDD	111	$\overline{\text{DQS7}}$	231	NC, $\overline{\text{DQS16}}$, $\overline{\text{TDQS16}}$
51	VDD	171	A15	112	DQS7	232	Vss
52	$\overline{\text{BA2}}$	172	A14	113	Vss	233	DQ62
53	$\overline{\text{Err_Out}}$, NC	173	VDD	114	DQ58	234	DQ63
54	VDD	174	A12 / $\overline{\text{BC}}$	115	DQ59	235	Vss
55	A11	175	A9	116	Vss	236	VDDSPD
56	A7	176	VDD	117	SA0	237	SA1
57	VDD	177	A8	118	SCL	238	SDA
58	A5	178	A6	119	SA2	239	Vss
59	A4	179	VDD	120	VTT	240	VTT
60	VDD	180	A3				
NC = No Connect; RFU = Reserved Future Use							


3. Functional Block Diagram

3.1 1GB, 128Mx72 Module(1Rank of x8)







3.3 2GB, 256Mx72 Module(1Rank of x4)



Note:


1. DQ-to-I/O wiring may be changed within a nibble.
2. Unless otherwise noted, resistor values are 150 ± 5 %.
3. See the wiring diagrams for all resistors associated with the command, address and control bus.
4. ZQ resistors are $240 \Omega \pm 1$ %. For all other resistor values refer to the appropriate wiring diagram.








* S[3:2]_n are NC (Note: Otherwise stated differently all resistors values on this base are 22Ω+-5%)

3.4 4GB, 512Mx72 Module(4Rank of x8)






3.5 4GB, 512Mx72 Module(2Rank of x4)




Plan to use SPD with Integrated TS of Class B and might be changed on customer's requests. For more details of SPD and Thermal sensor, please contact local Hynix sales representative



Note:

1. DQ-to-I/O wiring may be changed within a nibble.
2. ZQ pins of each SDRAM are connected to individual RZQ resistors (240+/-1%) ohms.



4. Pin Capacitance (VDD = 1.5V, VDDQ = 1.5V)

1GB: HMT112V7BFR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	CCK	TBD	TBD	pF
CKE, ODT	CI1	TBD	TBD	pF
CS	CI2	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	CI3	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	TBD	TBD	pF

2GB: HMT125V7BFR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	CCK	TBD	TBD	pF
CKE, ODT	CI1	TBD	TBD	pF
CS	CI2	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	CI3	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	TBD	TBD	pF

2GB: HMT125V7BFR4C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	CCK	TBD	TBD	pF
CKE, ODT	CI1	TBD	TBD	pF
CS	CI2	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	CI3	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	TBD	TBD	pF

4GB: HMT351V7BMR8C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	CCK	TBD	TBD	pF
CKE, ODT	CI1	TBD	TBD	pF
CS	CI2	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	CI3	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	TBD	TBD	pF

4GB: HMT351V7BMR4C

Pin	Symbol	Min	Max	Unit
CK0, $\overline{\text{CK0}}$	CCK	TBD	TBD	pF
CKE, ODT	CI1	TBD	TBD	pF
CS	CI2	TBD	TBD	pF
Address, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	CI3	TBD	TBD	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	TBD	TBD	pF

Note:

1. Pins not under test are tied to GND.
2. These value are guaranteed by design and tested on a sample basis only.

5. IDD Specifications(Tcase: 0 to 95°C)

1GB, 128M x 72 R-DIMM: HMT112V7BFR8C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	1439	1484	mA	
IDD1	1529	1619	mA	
IDD2N	1214	1259	mA	
IDD2NT	1214	1259	mA	
IDD2P0	318	318	mA	
IDD2P1	453	498	mA	
IDD2Q	1214	1259	mA	
IDD3N	1304	1349	mA	
IDD3P	498	498	mA	
IDD4R	1844	1979	mA	
IDD4W	1844	1979	mA	
IDD5B	2294	2294	mA	
IDD6	318	318	mA	
IDD6ET	336	336	mA	
IDD6TC	336	336	mA	
IDD7	2204	2564	mA	

2GB, 256M x 72 R-DIMM: HMT125V7BFR8C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	1889	1979	mA	
IDD1	1979	2114	mA	
IDD2N	1664	1754	mA	
IDD2NT	1664	1754	mA	
IDD2P0	408	408	mA	
IDD2P1	678	768	mA	
IDD2Q	1664	1754	mA	
IDD3N	1844	1934	mA	
IDD3P	768	768	mA	
IDD4R	2294	2474	mA	
IDD4W	2294	2474	mA	
IDD5B	2744	2789	mA	
IDD6	408	408	mA	
IDD6ET	444	444	mA	
IDD6TC	444	444	mA	
IDD7	2654	3059	mA	

2GB, 256M x 72 R-DIMM: HMT125V7BFR4C

Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	2114	2204	mA	
IDD1	2294	2474	mA	
IDD2N	1664	1754	mA	
IDD2NT	1664	1754	mA	
IDD2P0	408	408	mA	
IDD2P1	678	768	mA	
IDD2Q	1664	1754	mA	
IDD3N	1844	1934	mA	
IDD3P	768	768	mA	
IDD4R	2924	3194	mA	
IDD4W	2924	3194	mA	
IDD5B	3824	3824	mA	
IDD6	408	408	mA	
IDDET	444	444	mA	
IDD6TC	444	444	mA	
IDD7	3644	4364	mA	

4GB, 512M x 72 R-DIMM: HMT351R7BMR8C


Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	2789	2969	mA	
IDD1	2879	3104	mA	
IDD2N	2564	2744	mA	
IDD2NT	2564	2744	mA	
IDD2P0	588	588	mA	
IDD2P1	1128	1308	mA	
IDD2Q	2564	2744	mA	
IDD3N	2924	3104	mA	
IDD3P	1038	1038	mA	
IDD4R	3194	3464	mA	
IDD4W	3194	3464	mA	
IDD5B	3644	3779	mA	
IDD6	588	588	mA	
IDDET	660	660	mA	
IDD6TC	660	660	mA	
IDD7	3554	4049	mA	







4GB, 512M x 72 R-DIMM: HMT351V7BMR4C







Symbol	DDR3 1066	DDR3 1333	Unit	note
IDD0	3014	3194	mA	
IDD1	3194	3464	mA	
IDD2N	2564	2744	mA	
IDD2NT	2564	2744	mA	
IDD2P0	588	588	mA	
IDD2P1	1128	1308	mA	
IDD2Q	2564	2744	mA	
IDD3N	2924	3104	mA	
IDD3P	1308	1308	mA	
IDD4R	3824	4184	mA	
IDD4W	3824	4184	mA	
IDD5B	4724	4814	mA	
IDD6	588	588	mA	
IDDET	660	660	mA	
IDD6TC	660	660	mA	
IDD7	4544	5354	mA	

6. Dimm Outline Diagram

6.1 128Mx72 - HMT112V7BFR8C









6.4 512Mx72 - HMT351V7BMR8C


Front




Back




Detail of Contacts A




Detail of Contacts B



Detail of Contacts C




Side




6.5 512Mx72 - HMT351V7BMR4C


Front




Back




Detail of Contacts A



Detail of Contacts B



Detail of Contacts C



Side

