Freescale Semiconductor

Data Sheet: Product Preview

Document Number: MSC8144E Rev. 6, 12/2007

MSC8144E

Quad Core Digital Signal Processor

- Four StarCore[™] SC3400 DSP subsystems, each with an SC3400 DSP core, 16 Kbyte L1 instruction cache, 32 Kbyte L1 data cache, memory management unit (MMU), extended programmable interrupt controller (EPIC), two general-purpose 32-bit timers, debug and profiling support, and low-power Wait and Stop processing modes.
- Chip-level arbitration and system (CLASS) that provides full fabric non-blocking arbitration between the processing elements and other initiators and the M2 memory, DDR SRAM controller, device configuration control and status registers, and other targets.
- 128 Kbyte L2 shared instruction cache.
- 512 Kbyte M2 memory for critical data and temporary data buffering.
- 10 Mbyte 128-b8t wide M3 memory.
- 96 Kbyte boot ROM.
- Three input clocks (shared, global, and differential).
- Four PLLs (system, core, global, and serial RapidIO).
- Security Engine (SEC0 optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP using 4 crypto-channels with multi-command chains, integrated controller for assignment of the six execution units (PKEU, DEU, AESU, AFEU, MDEU, and KEU0) and the random number generator (RNG), and XOR engine to accelerate parity checking for RAID storage applications.
- DDR controller with up to a 200 MHz clock (400 MHz data rate), 16/32 bit data bus, supporting up to 1 Gbyte in up to two banks and support for DDR1 and DDR2.
- DMA controller with 16 bidirectional channels with up to 1024 buffer descriptors, and programmable priority, buffer, and multiplexing configuration.
- Up to eight independent TDM modules with programmable word size (2, 4, 8, or 16-bit), hardware-base A-law/µ-law conversion, up to 128 Mbps data rate for all channels, with glueless interface to E1 or T1 framers, and can interface with H-MVIP/H.110 devices, TSI, and codecs such as AC-97.
- QUICC EngineTM technology subsystem with dual RISC processors, 48 Kbyte multi-master RAM, 48 Kbyte instruction RAM, supporting three communication controllers with one ATM and two Gigabit Ethernet interfaces, to offload scheduling tasks from the DSP cores.



- The two Ethernet controllers support 10/100/1000 Mbps operations via MII/RMII/SMII/RGMII/SGMII and the SGMII protocol using a 4-pin SerDes interface at 1000 Mbps data rate only.
- The ATM controller supports UTOPIA level II 8/16 bits at 25/50 MHz in UTOPIA/POS mode with adaptation layer support AAL0, AAL2, and AAL5.
- PCI designed to comply with the PCI specification revision 2.2 at 33 MHz or 66 MHz with access to all PCI address spaces.
- Serial RapidIO® 1x/4x endpoint corresponds to Specification 1.2 of the RapidIO trade association, and supports read, write, messages, doorbells, and maintenance accesses in inbound mode, and messages and doorbells in outbound mode.
- I/O interrupt concentrator consolidates all chip maskable interrupt and non-maskable interrupt sources and routes them to INT_OUT, NMI_OUT, and the cores.
- UART that permits full-duplex operation with a bit rate of up to 6.25 Mbps.
- Serial peripheral interface (SPI).
- Four timer modules, each with four configurable16-bit timers.
- Four software watchdog timer (SWT) modules.
- Up to 32 general-purpose input/output (GPIO) ports, 16 of which can be configured as maskable interrupt inputs.
- I²C interface that allows booting from EEPROM devices.
- Eight programmable hardware semaphores.
- Thirty two virtual maskable interrupts and one virtual NMI that can be generated by a simple write access.
- Optional booting via serial RapidIO port, PCI, I²C, SPI, or Ethernet interfaces.

Note: This document supports mask set M31H.

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.



© Freescale Semiconductor, Inc., 2007. All rights reserved.

Table of Contents

1	Pin A	ssignments and Reset States4
	1.1	FC-PBGA Ball Layout Diagrams4
	1.2	Signal List By Ball Location
2	Elect	rical Characteristics
	2.1	Maximum Ratings
	2.2	Recommended Operating Conditions27
	2.3	Default Output Driver Characteristics
	2.4	Thermal Characteristics
	2.5	Power Characteristics
	2.6	DC Electrical Characteristics
	2.7	AC Timings
3	Hard	ware Design Considerations
	3.1	Start-up Sequencing Recommendations
	3.2	Power Supply Design Considerations
	3.3	Clock and Timing Signal Board Layout Considerations 65
	3.4	Connectivity Guidelines
	3.5	External DDR SDRAM Selection74
4	Orde	ring Information
5	Pack	age Information
6	Prod	uct Documentation
7	Revis	sion History

List of Figures

Figure 1.	MSC8144E Block Diagram 3
Figure 2.	StarCore SC3400 DSP Core Subsystem Block Diagram 3
Figure 3.	MSC8144E FC-PBGA Package, Top View
Figure 4.	MSC8144E FC-PBGA Package, Bottom View 5
Figure 5.	SerDes Reference Clocks Input Stage
Figure 6.	Overshoot/Undershoot Voltage for V _{IH} and V _{IL} 34
Figure 7.	Start-Up Sequence with V _{DD} Raised Before V _{DDIO} with
	CLKIN Started with V _{DDIO} 35
Figure 8.	Timing for a Reset Configuration Write
Figure 9.	Timing for t _{DDKHMH}
Figure 10	.DDR SDRAM Output Timing
Figure 11	.DDR AC Test Load 41

Figure 12.Differential V _{PP} of Transmitter or Receiver	42
Figure 13. Transmitter Output Compliance Mask	45
Figure 14.Single Frequency Sinusoidal Jitter Limits	47
Figure 15. Receiver Input Compliance Mask	48
Figure 16.PCI AC Test Load	50
Figure 17.PCI Input AC Timing Measurement Conditions	50
Figure 18.PCI Output AC Timing Measurement Condition	50
Figure 19.TDM Inputs Signals	51
Figure 21.TDM Output Signals	52
Figure 22.UART Input Timing	52
Figure 23.UART Output Timing	52
Figure 24.Timer Timing	53
Figure 25.MII Management Interface Timing	54
Figure 26.MII Transmit AC Timing	54
Figure 27.AC Test Load	55
Figure 28.MII Receive AC Timing	55
Figure 29.RMII Transmit and Receive AC Timing	56
Figure 30.AC Test Load	56
Figure 31.SMII Mode Signal Timing.	57
Figure 32.RGMII AC Timing and Multiplexing s	58
Figure 33.ATM/UTOPIA/POS AC Test Load	59
Figure 34.ATM/UTOPIAPOS AC Timing (External Clock)	59
Figure 35.SPI AC Test Load	60
Figure 36.SPI AC Timing in Slave Mode (External Clock)	60
Figure 37.SPI AC Timing in Master Mode (Internal Clock)	61
Figure 38.Asynchronous Signal Timing	61
Figure 39.Test Clock Input Timing	62
Figure 40.Boundary Scan (JTAG) Timing	62
Figure 41.Test Access Port Timing	63
Figure 42.TRST Timing	63
Figure 43.V _{DDM3} , V _{DDM3IO} and V _{25M3} Power-on Sequence	64
Figure 45.MSC8144E Mechanical Information, 783-ball FC-PBG/	4
Package	75



Figure 1. MSC8144E Block Diagram



Figure 2. StarCore SC3400 DSP Core Subsystem Block Diagram

Pin Assignments and Reset States

1 Pin Assignments and Reset States

This section includes diagrams of the MSC8144E package ball grid array layouts and tables showing how the pinouts are allocated for the package.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.

Top View 10 11 12 13 14 15 16 17 18 19 20 21 22 23 1 2 3 4 5 6 7 8 9 24 25 26 27 28 А В С D Е F G Н J Κ L Μ Ν Ρ R т U V W Υ AA AB AC AD AE AF AG AH

Figure 3. MSC8144E FC-PBGA Package, Top View



Figure 4. MSC8144E FC-PBGA Package, Bottom View

1.2 Signal List By Ball Location

Table 1 presents the signal list sorted by ball number. The functionality of multi-functional (multiplexed) pins is separated for each mode. When designing a board, make sure that the reference supply for each signal is appropriately considered. The specified reference supply must be tied to the voltage level specified in this document if any of the related signal functions are used (active).

	Signal Nama	Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
A2	GND										GND
A3	GE2_RX_ER/PCI_AD31			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A4	V _{DDGE2}										V _{DDGE2}
A5	GE2_RX_DV/PCI_AD30			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A6	GE2_TD0/PCI_CBE0			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
A7	SRIO_IMP_CAL_RX										V _{DDSXC}
A8	Reserved ¹										_
A9	Reserved ¹										_
A10	Reserved ¹										_
A11	Reserved ¹										—
A12	SRIO_RXD0										V _{DDSXC}
A13	V _{DDSXC}										V _{DDSXC}
A14	SRIO_RXD1										V _{DDSXC}
A15	V _{DDSXC}										V _{DDSXC}
A16	SRIO_REF_CLK										V _{DDSXC}
A17	V _{DDRIOPLL}										GND _{RIOPLL}
A18	GND _{SXC}										GND _{SXC}
A19	SRIO_RXD2/ GE1_SGMII_RX		SG	SGMII support on SERDES is enabled by Reset Configuration Word							
A20	V _{DDSXC}										V _{DDSXC}
A21	SRIO_RXD3/ GE2_SGMII_RX		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration W	/ord	V _{DDSXC}
A22	V _{DDSXC}										V _{DDSXC}
A23	SRIO_IMP_CAL_TX										V _{DDSXP}
A24	MDQ28										V _{DDDDR}
A25	MDQ29										V _{DDDDR}
A26	MDQ30										V _{DDDDR}
A27	MDQ31										V _{DDDDR}
A28	MDQS3										V _{DDDDR}
B1	Reserved ¹										_
B2	GE2_TD1/PCI_CBE1			Ethernet 2 PCI Ethernet 2							V _{DDGE2}
B3	GE2_TX_EN/PCI_CBE2			Ethernet 2 PCI Ethernet 2							V _{DDGE2}
B4	GE_MDIO			Ethernet							V _{DDGE2}
B5	GND										GND
B6	GE_MDC					Eth	nernet				V _{DDGE2}
B7	GND _{SXC}										GND _{SXC}
B8	Reserved ¹										
B9	Reserved ¹										—

Table 1. Signal List by Ball Number

Power- I/O Multiplexing Mode ²								-	Def		
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
B10	Reserved ¹										—
B11	Reserved ¹										_
B12	SRIO_RXD0										V _{DDSXC}
B13	GND _{SXC}										GND _{SXC}
B14	SRIO_RXD1										V _{DDSXC}
B15	GND _{SXC}										GND _{SXC}
B16	SRIO_REF_CLK										V _{DDSXC}
B17	Reserved ¹										_
B18	V _{DDSXC}										V _{DDSXC}
B19	SRIO_RXD2/ GE1_SGMII_RX		SG	SGMII support on SERDES is enabled by Reset Configuration Word							V _{DDSXC}
B20	GND _{SXC}										GND _{SXC}
B21	SRIO_RXD3/ GE2_SGMII_RX		SGMII support on SERDES is enabled by Reset Configuration Word						V _{DDSXC}		
B22	GND _{SXC}										GND _{SXC}
B23	GND _{SXP}										GND _{SXP}
B24	MDQ27										V _{DDDDR}
B25	V _{DDDDR}										V _{DDDDR}
B26	GND										GND
B27	V _{DDDDR}										V _{DDDDR}
B28	MDQS3										V _{DDDDR}
C1	Reserved ¹										—
C2	GE2_RX_CLK/PCI_AD29			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
C3	V _{DDGE2}										V _{DDGE2}
C4	TDM7RSYN/GE2_TD2/ PCI_AD2/UTP_TER		TC	DM		PCI		Ethernet 2		UTOPIA	V _{DDGE2}
C5	TDM7RCLK/GE2_RD2/ PCI_AD0/UTP_RVL		TE	DM		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
C6	V _{DDGE2}										V _{DDGE2}
C7	GE2_RD0/PCI_AD27			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}
C8	Reserved ¹										—
C9	Reserved ¹										—
C10	Reserved ¹										—
C11	Reserved ¹										—
C12	V _{DDSXP}										V _{DDSXP}
C13	SRIO_TXD0										V _{DDSXP}
C14	V _{DDSXP}										V _{DDSXP}
C15	SRIO_TXD1										V _{DDSXP}
C16	GND _{SXC}										GND _{SXC}
C17	GND _{RIOPLL}										GND _{RIOPLL}
C18	Reserved ¹										
C19	V _{DDSXP}										V _{DDSXP}
C20	SRIO_TXD2/GE1_SGMII_T		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration V	Vord	V _{DDSXP}

		Power-	I/O Multiplexing Mode ²										
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply		
C21	V _{DDSXP}										V _{DDSXP}		
C22	SRIO_TXD3/GE2_SGMII_T		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration V	Vord	V _{DDSXP}		
C23	V _{DDSXP}										V _{DDSXP}		
C24	MDQ26										V _{DDDDR}		
C25	MDQ25										V _{DDDDR}		
C26	MDM3										V _{DDDDR}		
C27	GND										GND		
C28	MDQ24										V _{DDDDR}		
D1	Reserved ¹										—		
D2	GE2_RD1/PCI_AD28			Ethe	rnet 2		PCI		Ethernet 2		V _{DDGE2}		
D3	GND										GND		
D4	TDM7TDAT/GE2_TD3/ PCI_AD3/UTP_TMD		TC	DM		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}		
D5	TDM7RDAT/GE2_RD3/ PCI_AD1/UTP_STA		TC	DM		PCI	Ethernet 2			UTOPIA	V _{DDGE2}		
D6	GE1_RD0/UTP_RD2/ PCI_CBE2		UTOPIA	Ethe	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
D7	TDM7TCLK/GE2_TCK/ PCI_IDS/UTP_RER		TC	DM	PCI			Ethe	ernet 2	UTOPIA	V _{DDGE2}		
D8	Reserved ¹										—		
D9	Reserved ¹										—		
D10	Reserved ¹										—		
D11	Reserved ¹										—		
D12	GND _{SXP}										GND _{SXP}		
D13	SRIO_TXD0										V _{DDSXP}		
D14	GND _{SXP}										GND _{SXP}		
D15	SRIO_TXD1										V _{DDSXP}		
D16	V _{DDSXC}										V _{DDSXC}		
D17	Reserved ¹										—		
D18	Reserved ¹										—		
D19	GND _{SXP}										GND _{SXP}		
D20	SRIO_TXD2/GE1_SGMII_T X		SG	MII suppo	rt on SER	DES is en	abled by I	Reset Con	figuration V	Vord	V _{DDSXP}		
D21	GND _{SXP}										GND _{SXP}		
D22	SRIO_TXD3/GE2_SGMII_T X		SG	SGMII support on SERDES is enabled by Reset Configuration Word							V _{DDSXP}		
D23	GND _{SXP}										GND _{SXP}		
D24	MDQ23										V _{DDDDR}		
D25	V _{DDDDR}										V _{DDDDR}		
D26	MDQ22										V _{DDDDR}		
D27	MDQ21										V _{DDDDR}		
D28	MDQS2										V _{DDDDR}		
E1	Reserved ¹												

	,	Power-	I/O Multiplexing Mode ²										
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply		
E2	GE1_RX_CLK/UTP_RD6/ PCI_PAR		UTOPIA	Ethernet 1		PCI	UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}		
E3	GE1_RD2/UTP_RD4/ PCI_FRAME		UTOPIA	Ether	Ethernet 1		UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}		
E4	GE1_RD1/UTP_RD3/ PCI_CBE3		UTOPIA	Ether	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E5	GE1_RD3/UTP_RD5/ PCI_IRDY		UTOPIA	Ethei	rnet 1	PCI	UTC	DPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E6	V _{DDGE1}										V _{DDGE1}		
E7	GE1_TX_EN/UTP_TD6/ PCI_CBE0		UTOPIA	Ether	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E8	Reserved ¹										_		
E9	Reserved ¹												
E10	GND										GND		
E11	Vpp										Vnn		
E12	GND										GND		
F13	Vpp										Vpp		
F14	GND										GND		
E11	Vap										Vaa		
E16	GND										GND		
E10	V										Vaa		
E17													
E10	V										Vee		
E10													
E20											Vee		
E21													
E22											GND		
E23	VDDDDR										V DDDDR		
E24	MDQ20										VDDDDR		
E25	GND										GND		
E26	V _{DDDDR}										V _{DDDDR}		
E27	GND										GND		
E28	MDQS2										V _{DDDDR}		
F1	Reserved										_		
F2	GE1_TX_CLK/UTP_RD0/ PCI_AD31		UTOPIA	Ether	rnet 1	PCI	UTC	DPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F3	V _{DDGE1}										V _{DDGE1}		
F4	GE1_TD3/UTP_TD5/ PCI_AD30		UTOPIA	Ethernet 1		PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F5	GE1_TD1/UTP_TD3/ PCI_AD28		UTOPIA	Ether	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F6	GND										GND		
F7	GE1_TD0/UTP_TD2/ PCI_AD27		UTOPIA	Ethe	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F8	V _{DDGE1}										V _{DDGE1}		
F9	GND										GND		

Table 1. Signal List by Ball Number (continued)

		Power-	I/O Multiplexing Mode ²										
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply		
F10	V _{DD}										V _{DD}		
F11	GND										GND		
F12	V _{DD}										V _{DD}		
F13	GND										GND		
F14	V _{DD}										V _{DD}		
F15	GND										GND		
F16	V _{DD}										V _{DD}		
F17	GND										GND		
F18	V _{DD}										V _{DD}		
F19	GND										GND		
F20	V _{DD}										V _{DD}		
F21	Reserved ¹										—		
F22	V _{DDDDR}										V _{DDDDR}		
F23	GND										GND		
F24	MDQ19										V _{DDDDR}		
F25	MDQ18										V _{DDDDR}		
F26	MDM2										V _{DDDDR}		
F27	MDQ17										V _{DDDDR}		
F28	MDQ16										V _{DDDDR}		
G1	Reserved ¹										—		
G2	SRESET ⁴										V _{DDIO}		
G3	GND										GND		
G4	PORESET ⁴										V _{DDIO}		
G5	GE1_COL/UTP_RD1		UTOPIA	Ethe	rnet 1		UTOPIA	•	Ethernet 1	UTOPIA	V _{DDIO}		
G6	GE1_TD2/UTP_TD4/ PCI_AD29		UTOPIA	Ethe	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
G7	GE1_RX_DV/UTP_RD7		UTOPIA	Ethe	rnet 1		UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}		
G8	GE1_TX_ER/UTP_TD7/ PCI_CBE1		UTOPIA	Ethe	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}		
G9	V _{DD}										V _{DD}		
G10	GND										GND		
G11	V _{DD}										V _{DD}		
G12	GND										GND		
G13	V _{DD}										V _{DD}		
G14	GND										GND		
G15	V _{DD}										V _{DD}		
G16	GND										GND		
G17	V _{DD}										V _{DD}		
G18	GND										GND		
G19	V _{DD}										V _{DD}		
G20	GND										GND		
G21	Reserved ¹	—									—		
G22	GND										GND		

		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
G23	MBA1										V _{DDDDR}
G24	MA3										V _{DDDDR}
G25	MA8										V _{DDDDR}
G26	V _{DDDDR}										V _{DDDDR}
G27	GND										GND
G28	MCK0										V _{DDDDR}
H1	Reserved ¹										_
H2	CLKIN										V _{DDIO}
H3	HRESET										V _{DDIO}
H4	PCI_CLK_IN										V _{DDIO}
H5	NMI										V _{DDIO}
H6	URXD/GPIO14/IRQ8/ RC_LDF ^{3, 6}	RC_LDF			UA	ART/GPIO	/IRQ				V _{DDIO}
H7	GE1_RX <u>_ER/P</u> CI_AD6/ GPIO25/IRQ15 ^{3, 6}		GPIO/ IRQ	Ethernet 1		PCI		GPIO/ IRQ	Etheri	net 1	V _{DDIO}
H8	GE1_CRS/PCI_AD5		PCI	Ethernet 1		PCI				net 1	V _{DDIO}
H9	GND										GND
H10	V _{DD}										V _{DD}
H11	GND										GND
H12	V _{DD}										V _{DD}
H13	GND										GND
H14	V _{DD}										V _{DD}
H15	V _{DD}										V _{DD}
H16	V _{DD}										V _{DD}
H17	GND										GND
H18	V _{DD}										V _{DD}
H19	GND										GND
H20	V _{DD}										V _{DD}
H21	V _{DD}										V _{DD}
H22	V _{DDDDR}										V _{DDDDR}
H23	MBA0										V _{DDDDR}
H24	MA15										V _{DDDDR}
H25	V _{DDDDR}										V _{DDDDR}
H26	MA9										V _{DDDDR}
H27	MA7										V _{DDDDR}
H28	МСКО										V _{DDDDR}
J1	Reserved ¹										
J2	GND										GND
J3	V _{DDIO}										V _{DDIO}
J4	STOP_BS										V _{DDIO}
J5	NMI_OUT ⁴										V _{DDIO}
J6	INT_OUT ⁴										V _{DDIO}
J7	SDA/GPIO27 ^{3, 4, 6}					I2C/GPI	C				V _{DDIO}

Table 1. Signal List by Ball Number (continued)

		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
J8	V _{DDIO}										V _{DDIO}
J9	V _{DD}										V _{DD}
J10	GND										GND
J11	V _{DD}										V _{DD}
J12	GND										GND
J13	V _{DD}										V _{DD}
J14	GND										GND
J15	GND										GND
J16	GND										GND
J17	V _{DD}										V _{DD}
J18	GND										GND
J19	V _{DD}										V _{DD}
J20	GND										GND
J21	GND										GND
J22	GND										GND
J23	GND										GND
J24	V _{DDDDR}										V _{DDDDR}
J25	GND										GND
J26	V _{DDDDR}										V _{DDDDR}
J27	GND										GND
J28	V _{DDDDR}										V _{DDDDR}
K1	Reserved ¹										—
K2	Reserved ¹										—
K3	Reserved ¹										—
K4	Reserved ¹										_
K5	V _{DDPLL2A}										V _{DDPLL2A}
K6	GND										GND
K7	V _{DDPLL0A}										V _{DDPLL0A}
K8	V _{DDPLL1A}										V _{DDPLL1A}
K9	V _{DD}										V _{DD}
K10	GND										GND
K11	V _{DD}										V _{DD}
K12	GND										GND
K13	V _{DD}										V _{DD}
K14	V _{DD}										V _{DD}
K15	V _{DD}										V _{DD}
K16	V _{DD}										V _{DD}
K17	V _{DD}										V _{DD}
K18	GND										GND
K19	V _{DD}										V _{DD}
K20	GND										GND
K21	V _{DD}										V _{DD}
K22	V _{DDDDR}										V _{DDDDR}

		Power-	I/O Multiplexing Mode ²									
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply	
K23	MBA2										V _{DDDDR}	
K24	MA10										V _{DDDDR}	
K25	MA12										V _{DDDDR}	
K26	MA14										V _{DDDDR}	
K27	MA4										V _{DDDDR}	
K28	MV _{REF}										V _{DDDDR}	
L1	Reserved ¹											
L2	CLKOUT										V _{DDIO}	
L3	TMR1/UTP_IR/PCI_CBE3/ GPIO17 ^{3, 6}		UTC	OPIA	TMR/ GPIO	UTOPIA	PCI		UTOPIA		V _{DDIO}	
L4	TMR4/PCI_PAR/GPIO20 ^{3,} ⁶ / UTP_REOP			TIMEF	R/GPIO		PCI	٦	TIMER/GPI	0	V _{DDIO}	
L5	GND										GND	
L6	TMR2/ <mark>PCI_FRAME</mark> / GPIO18 ^{3, 6}			TIMEF	R/GPIO		PCI	TIME	R/GPIO	UTOPIA	V _{DDIO}	
L7	SCL/GPIO26 ^{3, 4, 6}					I ² C/	GPIO				V _{DDIO}	
L8	UTXD/GPIO15/IRQ9 ^{3, 6}					UART/C	SPIO/IRQ				V _{DDIO}	
L9	GND										GND	
L10	V _{DD}										V _{DD}	
L11	GND										GND	
L12	V _{DD}										V _{DD}	
L13	GND										GND	
L14	V _{DD}										V _{DD}	
L15	Reserved ¹										GND	
L16	V _{DD}										V _{DD}	
L17	GND										GND	
L18	V _{DD}										V _{DD}	
L19	GND										GND	
L20	V _{DD}										V _{DD}	
L21	GND										GND	
L22	GND										GND	
L23	MCKE1										V _{DDDDR}	
L24	MA1										V _{DDDDR}	
L25	V _{DDDDR}										V _{DDDDR}	
L26	GND										GND	
L27	V _{DDDDR}										V _{DDDDR}	
L28	MCK1										V _{DDDDR}	
M1	Reserved ¹										_	
M2	TRST										V _{DDIO}	
M3	EE0										V _{DDIO}	
M4	EE1										V _{DDIO}	
M5	UTP_RCLK/PCI_AD13		UTOPIA PCI UTOPIA						V _{DDIO}			
M6	UTP_RADDR0/PCI_AD7		UTC	OPIA	PCI			UTOPIA	<u>ــــــــــــــــــــــــــــــــــــ</u>		V _{DDIO}	
M7	UTP_TD8/PCI_AD30		UTC	OPIA	PCI			UTOPIA			V _{DDIO}	

Ball Number Signal Name On Reset Value 0 (000) 1 (001) 2 (010) 3 (011) 4 (100) 5 (101) 6 (110)	7 (111)	Ref.
	. ,	Supply
M8 V _{DDIO}		V _{DDIO}
M9 V _{DD}		V _{DD}
M10 GND		GND
M11 V _{DD}		V _{DD}
M12 GND		GND
M13 V _{DD}		V _{DD}
M14 GND		GND
M15 V _{DD}		V _{DD}
M16 GND		GND
M17 V _{DD}		V _{DD}
M18 GND		GND
M19 V _{DD}		V _{DD}
M20 GND		GND
M21 V _{DD}		V _{DD}
M22 V _{DDDDR}		V _{DDDDR}
M23 MCS1		V _{DDDDR}
M24 MA13		V _{DDDDR}
M25 MA2		V _{DDDDR}
M26 MA0		V _{DDDDR}
M27 GND		GND
M28 MCK1		V _{DDDDR}
N1 Reserved ¹		_
N2 V _{DDIO}		V _{DDIO}
N3 TMS		V _{DDIO}
N4 UTP_RD10/PCI_AD14 ⁵ UTOPIA PCI UTOPIA		V _{DDIO}
N5 V _{DDIO} Power		V _{DDIO}
N6 UTP_RADDR1/PCI_AD8 UTOPIA PCI UTOPIA		V _{DDIO}
N7 UTP_TD9/PCI_AD31 UTOPIA PCI UTOPIA		V _{DDIO}
N8 TMR3/PCI_IRDY/GPI019 ^{3,} TIMER/GPIO PCI TIMER/GPIO ⁶ / UTP_TEOP TIMER/GPIO PCI TIMER/GPIO	UTOPIA	V _{DDIO}
N9 GND		GND
N10 V _{DDM3}		V _{DDM3}
N11 V _{DD}		V _{DD}
N12 V _{DDM3}		V _{DDM3}
N13 V _{DD}		V _{DD}
N14 V _{DDM3}		V _{DDM3}
N15 V _{DD}		V _{DD}
N16 V _{DDM3}		V _{DDM3}
N17 V _{DD}		V _{DD}
N18 V _{DDM3}		V _{DDM3}
N19 V _{DD}		V _{DD}
N20 V _{DDM3}		V _{DDM3}
N21 GND		GND

Table 1. Signal List by Ball Number (continued)

		Power-			I/	O Multipl	exing Mo	de ²				
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply	
N22	GND										GND	
N23	MODT1										V _{DDDDR}	
N24	MCKE0										V _{DDDDR}	
N25	V _{DDDDR}										V _{DDDDR}	
N26	MA5										V _{DDDDR}	
N27	MA6										V _{DDDDR}	
N28	MA11										V _{DDDDR}	
P1	Reserved ¹										_	
P2	TDI ⁵										V _{DDIO}	
P3	UTP_RD11/PCI_AD15		UTC) PIA	PCI		•	UTOPIA			V _{DDIO}	
P4	GND										GND	
P5	UTP_RADDR3/PCI_AD10		UTC	DPIA	PCI		•	UTOPIA			V _{DDIO}	
P6	UTP_RADDR2/PCI_AD9		UTC	OPIA	PCI			UTOPIA			V _{DDIO}	
P7	PCI_GNT/GPIO29/IRQ7 ^{3.6}		GPIC	D/IRQ		PCI			GPIO/IRQ			
P8	PCI_STOP/GPIO30/IRQ2 ^{3,}		GPIC	D/IRQ		PCI			GPIO/IRQ		V _{DDIO}	
P9	GND										GND	
P10	GND										GND	
P11	V _{DDM3}										V _{DDM3}	
P12	GND										GND	
P13	V _{DDM3}										V _{DDM3}	
P14	GND										GND	
P15	V _{DDM3}										V _{DDM3}	
P16	GND										GND	
P17	V _{DDM3}										V _{DDM3}	
P18	GND										GND	
P19	V _{DDM3}										V _{DDM3}	
P20	GND										GND	
P21	GND										GND	
P22	V _{DDDDR}										V _{DDDDR}	
P23	MCS0										V _{DDDDR}	
P24	MRAS										V _{DDDDR}	
P25	GND										GND	
P26	V _{DDDR}										V _{DDDR}	
P27	GND										GND	
P28	MCK2										V _{DDDDR}	
R1	Reserved ¹										_	
R2	тск	1	1								V _{DDIO}	
R3	TDO	1	1								VDIDO	
R4	UTP_RD12/PCI_AD16	1	UTC	OPIA	PCI		1	UTOPIA		I	V _{DIDO}	
R5	UTP_RCLAV_PDRPA/ PCI_AD12		UTC	OPIA	PCI			UTOPIA	<u>.</u>		V _{DDIO}	
R6	UTP_RADDR4/PCI_AD11		UTC	OPIA	PCI			UTOPIA			V _{DDIO}	

		Power- On Bosot									
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
R7	V _{DDIO}										V _{DDIO}
R8	PCI_REQ					F	PCI				V _{DDIO}
R9	GND										GND
R10	GND										GND
R11	GND										GND
R12	GND										GND
R13	GND										GND
R14	GND										GND
R15	GND										GND
R16	GND										GND
R17	GND										GND
R18	GND										GND
R19	GND										GND
R20	GND										GND
R21	GND										GND
R22	GND										GND
R23	MODT0										V _{DDDDR}
R24	MDIC1										V _{DDDDR}
R25	MDIC0										V _{DDDDR}
R26	MCAS										V _{DDDDR}
R27	MWE										V _{DDDDR}
R28	MCK2										V _{DDDDR}
T1	Reserved ¹										_
T2	UTP_RPRTY/PCI_AD21		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
Т3	UTP_RD13/PCI_AD17		UTC	OPIA	PCI			UTOPIA	4		V _{DDIO}
T4	V _{DDIO}										V _{DDIO}
T5	UTP_RD14/PCI_AD18		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
T6	UTP_RD15/PCI_AD19		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
T7	PCI_TRDY				-	F	PCI	-			V _{DDIO}
Т8	PCI_DEVSEL/GPIO31/ IRQ3 ^{3, 6}		GPIC	D/IRQ		PCI			GPIO/IRQ		V _{DDIO}
Т9	GND										GND
T10	GND										GND
T11	GND										GND
T12	GND										GND
T13	GND										GND
T14	GND										GND
T15	GND										GND
T16	GND										GND
T17	GND										GND
T18	GND										GND
T19	GND										GND
T20	GND										GND

		Power-	Power- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
T21	GND										GND
T22	V _{DDDDR}										V _{DDDDR}
T23	GND										GND
T24	V _{DDDDR}										V _{DDDDR}
T25	GND										GND
T26	V _{DDDDR}										V _{DDDDR}
T27	GND										GND
T28	V _{DDDDR}										V _{DDDDR}
U1	Reserved ¹										_
U2	UTP_TCLK/PCI_AD29		UTC	DPIA	PCI			UTOPIA			V _{DDIO}
U3	UTP_TADDR4/PCI_AD27		UTC	OPIA	PCI			UTOPIA	L.		V _{DDIO}
U4	UTP_TADDR2					UT	OPIA				V _{DDIO}
U5	GND										GND
U6	UTP_REN/PCI_AD20		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
U7	PCI_AD26					F	PCI				V _{DDIO}
U8	PCI_AD25					F	PCI				V _{DDIO}
U9	Reserved ¹										V _{DDIO}
U10	V _{DDM3}										V _{DDM3}
U11	GND										GND
U12	V _{DDM3}										V _{DDM3}
U13	GND										GND
U14	V _{DDM3}										V _{DDM3}
U15	GND										GND
U16	V _{DDM3}										V _{DDM3}
U17	GND										GND
U18	V _{DDM3}										V _{DDM3}
U19	GND										GND
U20	V _{DDM3}										V _{DDM3}
U21	GND										GND
U22	GND										GND
U23	MDQ7										V _{DDDDR}
U24	MDQ3										V _{DDDDR}
U25	MDQ4										V _{DDDDR}
U26	MDQ5										V _{DDDDR}
U27	MDQ1										V _{DDDDR}
U28	MDQ0										V _{DDDDR}
V1	Reserved ¹										—
V2	UTP_TD10/PCI_CBE0		UTC	OPIA	PCI			UTOPIA	L .		V _{DDIO}
V3	UTP_TADDR3				1	UT	OPIA				V _{DDIO}
V4	UTP_TD1/PCI_PERR		UTC	OPIA	P	СІ		UT	OPIA		V _{DDIO}
V5	UTP_TADDR0/PCI_AD23		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
V6	UTP_TADDR1/PCI_AD24		UTC	OPIA	PCI			UTOPIA			V _{DDIO}
V7	UTP_TCLAV/PCI_AD28		UTC	OPIA	PCI			UTOPIA	L .		V _{DDIO}

		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
V8	V _{DDIO}										V _{DDIO}
V9	Reserved ¹										V _{DDIO}
V10	GND										GND
V11	V _{DDM3}										V _{DDM3}
V12	GND										GND
V13	V _{DDM3}										V _{DDM3}
V14	GND										GND
V15	V _{DDM3}										V _{DDM3}
V16	GND										GND
V17	V _{DDM3}										V _{DDM3}
V18	GND										GND
V19	V _{DDM3}										V _{DDM3}
V20	GND										GND
V21	GND										GND
V22	V _{DDDDR}										V _{DDDDR}
V23	MDQ2										V _{DDDDR}
V24	V _{DDDDR}										V _{DDDDR}
V25	MDQ6										V _{DDDDR}
V26	GND										GND
V27	V _{DDDDR}										V _{DDDDR}
V28	MDQS0										V _{DDDDR}
W1	Reserved ¹										_
W2	UTP_TD12/PCI_CBE2		UTC	OPIA	PCI			UTOPIA	l		V _{DDIO}
W3	UTP_TD11/PCI_CBE1		UTC	OPIA	PCI		-	UTOPIA	1		V _{DDIO}
W4	V _{DDIO}										V _{DDIO}
W5	GND										GND
W6	UTP_TD15/PCI_IRDY		UTC	OPIA	PCI			UTOPIA	۱.		V _{DDIO}
W7	UTP_TD0/PCI_SERR		UTC	OPIA	Р	CI		UT	ΟΡΙΑ		V _{DDIO}
W8	UTP_RSOC/PCI_AD22		UTC	OPIA	PCI		-	UTOPIA		_	V _{DDIO}
W9	Reserved ¹										V _{DDIO}
W10	V _{DDM3}										V _{DDM3}
W11	GND										GND
W12	V _{25M3}										V _{25M3}
W13	GND										GND
W14	V _{DDM3}										V _{DDM3}
W15	V _{25M3}										V _{25M3}
W16	V _{DDM3}										V _{DDM3}
W17	GND										GND
W18	V _{25M3}										V _{25M3}
W19	GND										GND
W20	V _{DDM3}										V _{DDM3}
W21	GND										GND
W22	GND										GND

		Power-			I/	O Multiplexing Mode ²					- /
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
W23	MDQ10										V _{DDDDR}
W24	GND										GND
W25	MDQ11										V _{DDDDR}
W26	MDM0										V _{DDDDR}
W27	GND										GND
W28	MDQS0										V _{DDDDR}
Y1	Reserved ¹										-
Y2	UTP_TD14/PCI_FRAME		UTC	PIA	PCI			UTOPIA	l l		V _{DDIO}
Y3	TDM5TSYN/PCI_AD18/ GPIO12 ^{3, 6}		-	IDM/GPIC)	P	CI		TDM/GPIO		V _{DDIO}
Y4	TDM5TCLK/PCI_AD16			TDM		P	CI		TDM		V _{DDIO}
Y5	TDM4RCLK/PCI_AD7			TDM		P	CI		TDM		V _{DDIO}
Y6	TDM4TSYN/PCI_AD12			TDM		P	CI		TDM		V _{DDIO}
Y7	UTP_TPRTY/RC14	RC14				UT	OPIA				V _{DDIO}
Y8	UTP_TEN/PCI_PAR		UTC	PIA	PCI			UTOPIA	۱.		V _{DDIO}
Y9	Reserved ¹										V _{DDIO}
Y10	GND										GND
Y11	V _{DDM3}										V _{DDM3}
Y12	GND										GND
Y13	V _{DDM3}										V _{DDM3}
Y14	GND										GND
Y15	V _{DDM3}										V _{DDM3}
Y16	GND										GND
Y17	V _{DDM3}										V _{DDM3}
Y18	GND										GND
Y19	V _{DDM3}										V _{DDM3}
Y20	GND										GND
Y21	GND										GND
Y22	V _{DDDDR}										V _{DDDDR}
Y23	MDQ13										V _{DDDDR}
Y24	V _{DDDDR}										V _{DDDDR}
Y25	GND										GND
Y26	MDQ9										V _{DDDDR}
Y27	V _{DDDDR}										V _{DDDDR}
Y28	MDQ8										V _{DDDDR}
AA1	Reserved ¹										—
AA2	UTP_TD13/PCI_CBE3		UTC	PIA	PCI			UTOPIA			V _{DDIO}
AA3	TDM5RSYN/PCI_AD15/ GPIO10 ^{3, 6}		-	IDM/GPIC)	P	CI		TDM/GPIO		V _{DDIO}
AA4	TDM5TDAT, AT/PCI_AD17/ GPIO11 ⁶		-	TDM/GPIC)	P	CI		TDM/GPIO		V _{DDIO}
AA5	TDM5RCLK/PCI_AD13/ GPIO28 ^{3, 6}		-	rdm/gpic)	P	CI		TDM/GPIO		V _{DDIO}
AA6	GND										GND

		Power-			I/	O Multiplexing Mode ²					
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AA7	TDM4TCLK/PCI_AD10			TDM		P	CI		TDM		V _{DDIO}
AA8	TDM4TDAT/PCI_AD11			TDM		P	CI		TDM		V _{DDIO}
AA9	V _{DDIO}										V _{DDIO}
AA10	V _{DDM3}										V _{DDM3}
AA11	GND										GND
AA12	V _{DDM3}										V _{DDM3}
AA13	GND										GND
AA14	V _{DDM3}										V _{DDM3}
AA15	GND										GND
AA16	V _{DDM3}										V _{DDM3}
AA17	GND										GND
AA18	V _{DDM3}										V _{DDM3}
AA19	GND										GND
AA20	V _{DDM3}										V _{DDM3}
AA21	GND										GND
AA22	GND										GND
AA23	MDQ15										V _{DDDDR}
AA24	MDQ14										V _{DDDDR}
AA25	MDM1										V _{DDDDR}
AA26	MDQ12										V _{DDDDR}
AA27	MDQS1										V _{DDDDR}
AA28	MDQS1										V _{DDDDR}
AB1	Reserved ¹										-
AB2	UTP_TSOC/RC15	RC15				UT	OPIA				V _{DDIO}
AB3	V _{DDIO}										V _{DDIO}
AB4	TDM6RDAT/PCI_AD20/ GPIO5/IRQ11 ^{3, 6}		TD	M/GPIO/	IRQ	P	CI	TC)m/gpio/ If	RQ	V _{DDIO}
AB5	TDM5RDAT/PCI_AD14/ GPIO9 ^{3, 6}		-	TDM/GPI0	C	P	CI		TDM/GPIO	1	V _{DDIO}
AB6	TDM6TSYN/PCI_AD24/ GPIO8/ IRQ14 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	Т	om/gpio/if	Q	V _{DDIO}
AB7	TDM6RCLK/PCI_AD19/ GPIO4/IRQ10 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	T	om/gpio/if	Q	V _{DDIO}
AB8	TDM4RSYN/PCI_AD9			TDM		P	CI		TDM		V _{DDIO}
AB9	TDM4RDAT/PCI_AD8			TDM		P	CI		TDM		V _{DDIO}
AB10	GND										GND
AB11	V _{DDM3}										V _{DDM3}
AB12	GND										GND
AB13	V _{DDM3}	1									V _{DDM3}
AB14	GND										GND
AB15	V _{DDM3}										V _{DDM3}
AB16	GND										GND
AB17	V _{DDM3}										V _{DDM3}
AB18	GND	1									GND

D _1		Power-			I/	O Multipl	exing Mo	de ²		D-f	
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AB19	V _{DDM3}										V _{DDM3}
AB20	GND										GND
AB21	GND										GND
AB22	V _{DDDDR}										V _{DDDDR}
AB23	MECC7										V _{DDDDR}
AB24	MECC1										V _{DDDDR}
AB25	MECC4										V _{DDDDR}
AB26	MECC5										V _{DDDDR}
AB27	MECC2										V _{DDDDR}
AB28	ECC_MDQS										V _{DDDDR}
AC1	Reserved ¹										—
AC2	UTP_RD9/RC13	RC13				UTOPIA	١				V _{DDIO}
AC3	UTP_RD8/RC12	RC12				UTOPIA	١				V _{DDIO}
AC4	TDM6TCLK/PCI_AD22			TDM	TDM PCI TDM /GPIO/IRO PCI TDM//GPIO/IRO		V _{DDIO}				
AC5	TDM6RSYN/PCI_AD21/ GPIO6/ IRQ12 ^{3, 6}		TDM/GPIO/IRQ PCI TDM/GPIO/IRQ		V _{DDIO}						
AC6	V _{DDIO}										V _{DDIO}
AC7	TDM3TSYN/RC11	RC11				Т	ЪМ				V _{DDIO}
AC8	PCI_AD23/GPIO7/IRQ13/ TDM6TDAT ^{3, 6} /UTP_RMOD		TDM/GPIO/IRQ PCI TDM/GPIO/IRQ UTOPIA		V _{DDIO}						
AC9	TDM7TSYN/ PCI_AD4		TC	M		PCI			reserved		V _{DDIO}
AC10	V _{DDM3IO}										V _{DDM3IO}
AC11	GND										GND
AC12	V _{DDM3}										V _{DDM3}
AC13	GND										GND
AC14	V _{DDM3}										V _{DDM3}
AC15	GND										GND
AC16	V _{DDM3}										V _{DDM3}
AC17	GND										GND
AC18	V _{DDM3}										V _{DDM3}
AC19	GND										GND
AC20	V _{DDM3IO}										V _{DDM3IO}
AC21	Reserved ¹										
AC22	MECC6										V _{DDDDR}
AC23	MECC3										V _{DDDDR}
AC24	ECC_MDM										V _{DDDDR}
AC25	V _{DDDDR}										V _{DDDDR}
AC26	MECC0										V _{DDDDR}
AC27	V _{DDDDR}										V _{DDDDR}
AC28	ECC_MDQS										V _{DDDDR}
AD1	Reserved ¹										
AD2	GPIO1 ^{3, 6}					G	PIO				V _{DDIO}
AD3	TMR0/GPIO13					TIME	R/GPIO				V _{DDIO}

D _1		Power-	On Contract of the second seco							D.(
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AD4	GPIO2 ^{3, 6}					GPIO					V _{DDIO}
AD5	GND										GND
AD6	TDM1TCLK			•	•	T	DM				V _{DDIO}
AD7	TDM3TDAT/RC10	RC10				Т	DM				V _{DDIO}
AD8	TDM3RSYN/RC9	RC9				Т	DM				V _{DDIO}
AD9	TDM3RDAT/RC8	RC8				Т	DM				V _{DDIO}
AD10	GND										GND
AD11	V _{25M3}										V _{25M3}
AD12	GND										GND
AD13	V _{DDM3}										V _{DDM3}
AD14	GND										GND
AD15	V _{25M3}										V _{25M3}
AD16	GND										GND
AD17	V _{DDM3}										V _{DDM3}
AD18	GND										GND
AD19	V _{25M3}										V _{25M3}
AD20	GND										GND
AD21	Reserved ¹										_
AD22	V _{DDDDR}										V _{DDDDR}
AD23	GND										GND
AD24	V _{DDDDR}										V _{DDDDR}
AD25	GND										GND
AD26	V _{DDDDR}										V _{DDDDR}
AD27	GND										GND
AD28	V _{DDDDR}										V _{DDDDR}
AE1	Reserved ¹										_
AE2	GPIO0 ^{3, 6}					G	PIO				V _{DDIO}
AE3	GPIO3 ^{3, 6}					G	PIO				V _{DDIO}
AE4	TDM1RCLK					Т	DM				V _{DDIO}
AE5	TDM1TSYN/RC3	RC3				Т	DM				V _{DDIO}
AE6	TDM1TDAT/RC2	RC2				Т	DM				V _{DDIO}
AE7	TDM1RSYN/RC1	RC1				Т	DM				V _{DDIO}
AE8	TDM3RCLK/RC16	RC16				Т	DM				V _{DDIO}
AE9	TDM3TCLK					Т	DM				V _{DDIO}
AE10	TDM2TDAT/RC6	RC6				Т	DM				V _{DDIO}
AE11	GPIO21/IRQ1 ^{3.6} /SPICLK					GPIO/	/IRQ/SPI				V _{DDIO}
AE12	GND										GND
AE13	Reserved ¹										_
AE14	GND										GND
AE15	Reserved ¹										—
AE16	Reserved ¹										—
AE17	Reserved ¹										—
AE18	GND										GND

Table 1. Signal List by Ball Number (continued)

		Power-	Power- On Reset 2 (202) 4 (201) 2 (212) 4 (202) 5 (101) 5 (101) 7 (111)								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AE19	GND										GND
AE20	V _{DDM3IO}										V _{DDM3IO}
AE21	Reserved ¹										—
AE22	GND										GND
AE23	GND										GND
AE24	GND										GND
AE25	V _{DDDDR}										V _{DDDDR}
AE26	GND										GND
AE27	V _{DDDDR}										V _{DDDDR}
AE28	GND										GND
AF1	Reserved ¹										—
AF2	V _{DDIO}										V _{DDIO}
AF3	GND										GND
AF4	TDM0RDAT/ RCFG_CLKIN_RNG	RCFG_ CLKIN_ RNG		I	l	Т	DM			1	V _{DDIO}
AF5	TDM0TSYN/RCW_SRC2	RCW_ SRC2		TDM TDM						V _{DDIO}	
AF6	TDM1RDAT/RC0	RC0				Т	DM				V _{DDIO}
AF7	V _{DDIO}										V _{DDIO}
AF8	GND										GND
AF9	TDM2RDAT/RC4	RC4				Т	DM				V _{DDIO}
AF10	TDM2TCLK					Т	DM				V _{DDIO}
AF11	GPIO22/IRQ43, 6/SPIMOSI					GPIO/	IRQ/SPI				V _{DDIO}
AF12	GND										GND
AF13	GND										GND
AF14	V _{DDM3IO}										V _{DDM3IO}
AF15	GND										GND
AF16	GND										GND
AF17	Reserved ¹										—
AF18	V _{DDM3IO}										V _{DDM3IO}
AF19	GND										GND
AF20	Reserved ¹										—
AF21	Reserved ¹										—
AF22	M3_RESET										V _{DDM3IO}
AF23	GND										GND
AF24	V _{DDDDR}										V _{DDDDR}
AF25	GND										GND
AF26	V _{DDDDR}										V _{DDDDR}
AF27	GND										GND
AF28	V _{DDDDR}										V _{DDDDR}
AG1	Reserved ¹										_
AG2	GPIO16/IRQ0 ^{3, 6}					GPI	0/IRQ				V _{DDIO}
AG3	TDM0TCLK	1				Т	DM				V _{DDIO}

Table 1. Signal List by Ball Number (continued)

		Power-	Power- On Reset 0 (000) 1 (004) 2 (040) 2 (041) 4 (100) 5 (101) 5 (110) 7 (111)								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AG4	TDM0RSYN/RCW_SRC0	RCW_ SRC0				Т	ЪМ				V _{DDIO}
AG5	TDM0RCLK					Т	ЪМ				V _{DDIO}
AG6	TDM0TDAT/RCW_SRC1	RCW_ SRC1				Т	DM				V _{DDIO}
AG7	TDM2TSYN/RC7	RC7				Т	DM				V _{DDIO}
AG8	TDM2RCLK					Т	ЪМ				V _{DDIO}
AG9	TDM2RSYN/RC5	RC5				Т	ЪМ				V _{DDIO}
AG10	GPIO24/IRQ6 ^{3, 6} /SPISEL					GPIO/	/IRQ/SPI				V _{DDIO}
AG11	GPIO23/IRQ53, 6/SPIMISO					GPIO/	/IRQ/SPI				V _{DDIO}
AG12	Reserved ¹										—
AG13	GND										GND
AG14	GND										GND
AG15	GND										GND
AG16	GND										GND
AG17	Reserved ¹										_
AG18	Reserved ¹										_
AG19	GND										GND
AG20	GND										GND
AG21	V _{DDM3IO}										V _{DDM3IO}
AG22	GND										GND
AG23	GND										GND
AG24	GND										GND
AG25	V _{DDDDR}										V _{DDDDR}
AG26	GND										GND
AG27	V _{DDDDR}										V _{DDDDR}
AG28	GND										GND
AH1	Reserved ¹										_
AH2	Reserved ¹										—
AH3	Reserved ¹										—
AH4	Reserved ¹										_
AH5	Reserved ¹										—
AH6	Reserved ¹										—
AH7	Reserved ¹										_
AH8	Reserved ¹										_
AH9	Reserved ¹										_
AH10	Reserved ¹										_
AH11	Reserved ¹										_
AH12	Reserved ¹										
AH13	Reserved ¹										_
AH14	Reserved ¹	Ī									—
AH15	Reserved ¹										_
AH16	Reserved ¹										_

Electrical Characteristics

Ball Power- I/O Multiplexing Mode ²								Ref.			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AH17	Reserved ¹										
AH18	Reserved ¹										
AH19	Reserved ¹										
AH20	Reserved ¹										_
AH21	Reserved ¹										_
AH22	Reserved ¹										_
AH23	Reserved ¹										_
AH24	Reserved ¹										_
AH25	Reserved ¹										_
AH26	Reserved ¹										_
AH27	Reserved ¹										_
AH28	Reserved ¹										_
Notes:	 Reserved signals should For signals with same for The choice between GF 	d be disco unctionality PIO functio	nnected fo / in all mo n and othe	or compati des the ap er function	bility with propriate is by GPI	future revi cells are e O register	sions of th mpty. s setup. F	ne device. For configu	ration detai	ls, see Ch	apter 23,

Table 1. Signal List by Ball Number (continued)

GPIO in the MSC8144E Reference Manual.4. Open-drain signal.

5. Internal 20 K Ω pull-up resistor.

6. For signals with GPIO functionality, the open-drain and internal 20 KΩ pull-up resistor can be configured by GPIO register programming. See Chapter 23, GPIO of the MSC8144E Reference Manual for configuration details.

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8144E Reference Manual*.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Electrical Characteristics

Table 2 describes the maximum electrical ratings for the MSC8144E.

Rating	Symbol	Value	Unit
Core supply voltage	V _{dd}	-0.3 to 1.1	V
PLL supply voltage	V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	-0.3 to 1.1	V
M3 memory Internal voltage	V _{DDM3}	-0.3 to 1.32	V
DDR memory supply voltage DDR mode DDR2 mode 	V _{DDDDR}	-0.3 to 2.75 -0.3 to 1.98	V V
DDR reference voltage	MV _{REF}	–0.3 to 0.51 \timesV_{DDDDR}	V
Input DDR voltage	V _{INDDR}	–0.3 to V _{DDDDR} + 0.3	V
Ethernet 1 I/O voltage	V _{DDGE1}	-0.3 to 3.465	V
Input Ethernet 1 I/O voltage	V _{INGE1}	–0.3 to V _{DDGE1} + 0.3	V
Ethernet 2 I/O voltage	V _{DDGE2}	-0.3 to 3.465	V
Input Ethernet 2I/O voltage	V _{INGE2}	–0.3 to V _{DDGE2} + 0.3	V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V _{DDIO}	-0.3 to 3.465	V
Input I/O voltage	V _{INIO}	–0.3 to V _{DDIO} + 0.3	V
M3 memory I/O and M3 memory charge pump voltage	V _{DDM3IO} V _{25M3}	-0.3 to 2.75	V
Input M3 memory I/O voltage	V _{INM3IO}	-0.3 to V _{DDM3IO} + 0.3	V
Rapid I/O C voltage	V _{DDSXC}	-0.3 to 1.21	V
Rapid I/O P voltage	V _{DDSXP}	-0.3 to 1.26	V
Rapid I/O PLL voltage	V _{DDRIOPLL}	-0.3 to 1.21	V
Operating temperature	TJ	-40 to 105	°C
Storage temperature range	T _{STG}	-55 to +150	°C
 Notes: 1. Functional operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and 	functional operation	at the maximum is not guarante	ed. Stress beyond

Table 2. Absolute Maximum Ratings

the listed limits may affect device reliability or cause permanent damage.

3. PLL supply voltage is specified at input of the filter and not at pin of the MSC8144E (see Figure 44)

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Min	Nominal	Max	Unit
Core supply voltage	V _{DD}	0.97	1.0	1.05	V
PLL supply voltage	V _{DDPLL0} V _{DDPLL1} V _{DDPLL2}	0.97	1.0	1.05	V
M3 memory Internal voltage	V _{DDM3}	1.213	1.25	1.313	V
DDR memory supply voltage DDR mode DDR2 mode DDR reference voltage		2.375 1.71 0.49 × Vacasa	2.5 1.8	2.625 1.89	> > >
Ethernet 1 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE1}	2.375 3.135	2.5 3.3	2.625 3.465	V V
Ethernet 2 I/O voltage • 2.5 V mode • 3.3 V mode	V _{DDGE2}	2.375 3.135	2.5 3.3	2.625 3.465	V V
I/O voltage excluding Ethernet, DDR, M3, and RapidIO lines	V _{DDIO}	3.135	3.3	3.465	V
M3 memory I/O and M3 charge pump voltage	V _{DDM3IO} V _{25M3}	2.375	2.5	2.625	V
Rapid I/O C voltage	V _{DDSXC}	0.95	1.0	1.05	V
Rapid I/O P voltage Short run (haul) mode Long run (haul) mode 	V _{DDSXP}	0.95 1.14	1.0 1.2	1.05 1.26	V V
Rapid I/O PLL voltage	V _{DDRIOPLL}	0.95	1.0	1.05	V
Operating temperature range: • Standard • Extended	T _J T _A T _J	0 40 		90 — 105	ာံ သံ

Table 3. Recommended Operating Conditions

Note: PLL supply voltage is specified at input of the filter and not at pin of the MSC8144E (see Figure 44).

2.3 Default Output Driver Characteristics

Table 4 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 4. Output Drive Impedance

Driver Type	Output Impedance (Ω)
DDR signal	18
DDR2 signal	18 35 (half strength mode)
PCI signals	25
Rapid I/O signals	100
Other signals	50

2.4 Thermal Characteristics

Table 5 describes thermal characteristics of the MSC8144E for the FC-PBGA packages.

Table 5. Therma	Characteristics	for the MSC8144E
-----------------	-----------------	------------------

Characteristic	Symbol	FC-F 29 × 2	Unit	
Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	
Junction-to-ambient ^{1, 2}	R _{θJA}	20	15	°C/W
Junction-to-ambient, four-layer board ^{1, 3}	R _{θJA}	15	12	°C/W
Junction-to-board (bottom) ⁴	$R_{ extsf{ heta}JB}$	7		°C/W
Junction-to-case ⁵	R _{θJC}	0.8		°C/W

Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.

3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the active surface of the die and the case top surface determined by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature.

2.5 **Power Characteristics**

The estimated typical power dissipation for MSC8144E versus the core frequency is shown in Table 6.

Table 6. Power Dissipation

Extended Core Frequency	Core Frequency	Typical	Unit
266	400	TBD	W
	533	TBD	
	667	TBD	
	800	TBD	
333	500	TBD	W
	667	TBD	
	833	TBD	
	1000	TBD	
400	400	TBD	W
	600	TBD	
	800	TBD	
	1000	TBD	
500	500	TBD	W
	750	TBD	
	1000	TBD	
Note: Measured for 1.0 V core at 25°C ju	nction temperature.	•	

The typical power values were measured using an EFR code with the device running at a junction temperature of 25°C. No peripherals were enabled and the ICache was not enabled. The source code was optimized to use all the ALUs and AGUs and

all four cores. It was created using CodeWarrior[®] 3.0. These values are provided as examples only. Power consumption is application dependent and varies widely. To assure proper board design with regard to thermal dissipation and maintaining proper operating temperatures, evaluate power consumption for your application and use the design guidelines in Section 3 of this document.

At allowable voltage levels, **Table 7** lists the estimated power dissipation on the 1.0-V AV_{DD} supplies for the MSC8144E PLLs.

PLL supply	Typical	Maximum	Unit
V _{DDPLL0}	TBD	10	mW
V _{DDPLL1}	TBD	10	mW
V _{DDPLL2}	TBD	10	mW
Note: Typical value is based	$V_{222} = 10 V T_{1} = 70^{\circ} C T_{1} =$		

Table 7. MSC8144E PLLs Power Dissipation

based on v_{DDPLLX}

DC Electrical Characteristics 2.6

This section describes the DC electrical characteristics for the MSC8144E.

2.6.1 DDR SDRAM DC Electrical Characteristics

This section describes the DC electrical specifications for the DDR SDRAM interface of the MSC8144E.

DDR SDRAM uses $V_{DDDDR}(typ) = 2.5 V$ and DDR2 SDRAM uses $V_{DDDDR}(typ) = 1.8 V$. Note:

2.6.1.1 DDR2 (1.8 V) SDRAM DC Electrical Characteristics

Table 8 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MSC8144E when $V_{\text{DDDDR}}(\text{typ}) = 1.8 \text{ V}.$

Table 8. DDR2 SDRAM DC Electrical Characte	eristics for V _{DDDDR} (typ) = 1.8 V
--	---

Parameter/Condition	Symbol	Min	Мах	Unit
I/O supply voltage ¹	V _{DDDDR}	1.7	1.9	V
I/O reference voltage ²	MV _{REF}	$0.49 \times V_{DDDDR}$	$0.51 imes V_{DDDDR}$	V
I/O termination voltage ³	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V
Input high voltage	V _{IH}	MV _{REF} + 0.125	V _{DDDDR} + 0.3	V
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.125	V
Output leakage current ⁴	I _{OZ}	-50	50	μΑ
Output high current (V _{OUT} = 1.420 V)	I _{ОН}	-13.4	—	mA
Output low current (V _{OUT} = 0.280 V)	I _{OL}	13.4	_	mA

 V_{DDDDR} is expected to be within 50 mV of the DRAM V_{DD} at all times. Notes: 1.

2. MV_{REF} is expected to be equal to 0.5 × V_{DDDDR}, and to track V_{DDDDR} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be 3. equal to MV_{REF} . This rail should track variations in the DC level of V_{DDDDR} .

Output leakage is measured with all outputs are disabled, $0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DDDDR}}$. 4.

Table 9 provides the DDR capacitance when $V_{DDDDR}(typ) = 1.8$ V.

Parameter/Condition	Symbol	Min	Мах	Unit		
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF		
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}	_	0.5	pF		
Note: This parameter is sampled. $V_{DDDDR} = 1.8 \text{ V} \pm 0.090 \text{ V}$, f = 1 MHz, $T_A = 25^{\circ}\text{C}$, $V_{OUT} = V_{DDDDR}/2$, V_{OUT} (peak-to-peak) = 0.2 V.						

Table 9. DDR2 SDRAM Capacitance for V_{DDDDR}(typ) = 1.8 V

2.6.1.2 **DDR (2.5V) SDRAM DC Electrical Characteristics**

Table 10 provides the recommended operating conditions for the DDR SDRAM component(s) of the MSC8144E when $V_{DDDDR}(typ) = 2.5 V.$

Parameter/Condition	Symbol	Min	Мах	Unit		
I/O supply voltage ¹	V _{DDDDR}	2.3	2.7	V		
I/O reference voltage ²	MV _{REF}	$0.49 \times V_{DDDDR}$	$0.51 imes V_{DDDDR}$	V		
I/O termination voltage ³	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V		
Input high voltage	V _{IH}	MV _{REF} + 0.15	V _{DDDDR} + 0.3	V		
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.15	V		
Output leakage current ⁴	I _{OZ}	-50	50 μΑ			
Output high current (V _{OUT} = 1.95 V)	I _{ОН}	-16.2	— mA			
Output low current (V _{OUT} = 0.35 V)	I _{OL}	16.2	mA			
Notes: 1. V _{DDDDR} is expected to be within 50 mV of 2. MV _{REF} is expected to be equal to 0.5 × V Peak-to-peak noise on MV _{REF} may not e 3. V _{TT} is not applied directly to the device. I equal to MV _{REF} . This rail should track va 4. Output leakage is measured with all output	f the DRAM V_{DD} a V_{DDDDR} , and to trac exceed $\pm 2\%$ of the t is the supply to w triations in the DC I buts are disabled, 0	t all times. tk V _{DDDDR} DC variations a DC value. thich far end signal termina evel of V _{DDDDR} . $V \le V_{OUT} \le V_{DDDDR}$.	s measured at the receive tion is made and is expect	r. ted to be		

Table 10. DDR SDRAM DC Electrical Characteristics for V_{DDDDR} (typ) = 2.5 V

Table 11 provides the DDR capacitance when V_{DDDDR} (typ) = 2.5 V.

Table 11. DDR SDRAM Capacitance for V_{DDDDR} (typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF
Delta input/output capacitance: DQ, DQS	C _{DIO}		0.5	pF
Note: This parameter is sampled. $V_{DDDDR} = 2.5 V \pm 0.125 V$, f = 1 MHz, $T_A = 25^{\circ}C$, $V_{OUT} = V_{DDDDR}/2$, V_{OUT} (peak-to-peak) = 0.2 V.				

Table 12 lists the current draw characteristics for MV_{REF} .

Table 12. Current Draw Characteristics for MV_{REF}

	Parameter / Condition	Symbol	Min	Max	Unit
Current dr	aw for MV _{REF}	I _{MVREF}		500	μΑ
Note:	The voltage regulator for MV_{REF} must be able to supply up to 500 μA (current.			

2.6.2 Serial RapidIO DC Electrical Characteristics

DC receiver logic levels are not defined since the receiver is AC-coupled.

2.6.2.1 DC Requirements for SerDes Reference Clocks

The SerDes reference clocks SRIO_REF_CLK and $\overline{\text{SRIO}_\text{REF}_\text{CLK}}$ are AC-coupled differential inputs. Each differential clock input has an internal 50 Ω termination to GND_{SXC} . The reference clock must be able to drive this termination. The recommended minimum operating voltage is -0.4 V; the recommended maximum operating voltage is 1.32 V; and the maximum absolute voltage is 1.72 V.

The maximum average current allowed in each input is 8 mA. This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V/50 Ω = 8 mA) while the minimum common mode input level is GND_{SXC}. For example, a clock with a 50/50 duty cycle can be driven by a current source output that ranges from 0 mA to 16 mA (0–0.8 V). The input is AC-coupled internally, so, therefore, the exact common mode input voltage is not critical.

Note: This internal AC-couple network does not function correctly with reference clock frequencies below 90 MHz.

If the device driving the $\overline{SRIO_REF_CLK}$ inputs cannot drive 50 Ω to GND_{SXC} , or if it exceeds the maximum input current limitations, then it must use external AC-coupling. The minimum differential peak-to-peak amplitude of the input clock is 0.4 V (0.2 V peak-to-peak per phase). The maximum differential peak-to-peak amplitude of the input clock is 1.6 V peak-to-peak (see **Figure 5**. The termination to GND_{SXC} allows compatibility with HCSL type reference clocks specified for PCI-Express applications. Many other low voltage differential type outputs can be used but will probably need to be AC-coupled due to the limited common mode input range. LVPECL outputs can produce too large an amplitude and may need to be source terminated with a divider network to reduce the amplitude. The amplitude of the clock must be at least a 400 mV differential peak-peak for single-ended clock. If driven differentially, each signal wire needs to drive 100 mV around common mode voltage. The differential reference clock (SRIO_REF_CLK/SRIO_REF_CLK) input is HCSL-compatible DC coupled or LVDS-compatible with AC-coupling.



Figure 5. SerDes Reference Clocks Input Stage

2.6.2.2 Spread Spectrum Clock

SRIO_REF_CLK/ SRIO_REF_CLK is designed to work with a spread spectrum clock (0 to 0.5% spreading at 3033 kHz rate is allowed), assuming both ends have same reference clock. For better results use a source without significant unintended modulation.

2.6.3 PCI DC Electrical Characteristics

Table 13. PCI DC Electrica	al Characteristics
----------------------------	--------------------

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDPCI}	3.135	3.465	V
Input high voltage	V _{IH}	$0.5 imes V_{DDPCI}$	3.465	V
Input low voltage	VIL	-0.5	$0.3 imes V_{DDPCI}$	V
Input Pull-up voltage ²	V _{IPU}	$0.7 imes V_{DDPCI}$		
Input leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I _{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current, 0 <v<sub>IN <v<sub>DDPCI</v<sub></v<sub>	I _{OZ}	-30	30	μA
Signal low input current, $V_{IL} = 0.4 V^2$	١ _L	-30	30	μA
Signal high input current, $V_{IH} = 2.0 V^2$	Ι _Η	-30	30	μA
Output high voltage, $I_{OH} = -0.5 \ \mu A$, except open drain pins	V _{OH}	$0.9 \times V_{DDPCI}$	—	V
Output low voltage, I _{OL} = 1.5 μA	V _{OL}	—	$0.1 \times V_{DDPCI}$	V
Input Pin Capacitance ²	C _{IN}		10	pF
Notes:1.See Figure 6 for undershoot and overshoot voltages.2.Not tested. Guaranteed by design.				

2.6.4 TDM DC Electrical Characteristics

Table 14. TDM DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 3.3 V	V _{DDTDM}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, 0 <v<sub>IN <v<sub>DDTDM</v<sub></v<sub>	I _{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current,	I _{OZ}	-30	30	μA
Signal input current, ¹	١ _L	-30	30	μA
Output high voltage, $I_{OH} = -1.6$ mA,	V _{OH}	2.4	—	V
Output low voltage, I _{OL} = 0.4mA	V _{OL}	—	0.4	V
Pin Capacitance ¹	Ср		8	pF
Note: 1. Not tested. Guaranteed by design.				

2.6.5 Ethernet DC Electrical Characteristics

2.6.5.1 MII, SMII and RMII DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	V _{DDGE1} V _{DDGE2}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA

Table 15. MII, SMII and RMII DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Signal low input current, V _{IL} = 0.4 V ¹	۱ _L	-30	30	μA
Signal high input current, V _{IH} = 2.4 V ¹	Ι _Η	-30	30	μΑ
Output high voltage, I _{OH} = -4 mA,	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 4mA	V _{OL}	—	0.4	V
Input Pin Capacitance ¹	C _{IN}		8	pF
Note: 1. Not tested. Guaranteed by design.				

Table 15. MII, SMII and RMII DC Electrical Characteristics (continued)

2.6.5.2 RGMII DC Electrical Characteristics

Table 16. RGMII DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Supply voltage 2.5V	V _{DDGE1} V _{DDGE2}	2.375	2.625	V
Input high voltage	V _{IH}	1.7	2.625	V
Input low voltage	V _{IL}	-0.3	0.7	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Signal low input current, V _{IL} = 0.4 V ¹	ار	-30	30	μA
Signal high input current, $V_{IH} = 2.4 V^1$	I _Н	-30	30	μA
Output high voltage, I _{OH} = −1 mA,	V _{OH}	2.0	2.625	V
Output low voltage, I _{OL} = 1 mA	V _{OL}	—	0.4	V
Input Pin Capacitance ¹	C _{IN}		8	pF
Note: 1. Not tested. Guaranteed by design.				

2.6.6 ATM/UTOPIA/POS DC Electrical Characteristics

Table 17. ATM/UTOPIA/POS DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	V _{DDIO}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0.3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Signal low input current, $V_{IL} = 0.4 V^1$	ΙL	-30	30	μA
Signal high input current, V _{IH} = 2.4 V ¹	Ι _Η	-30	30	μA
Output high voltage, I _{OH} = -4 mA,	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 4 mA	V _{OL}	—	0.5	V
Notes: 1. Not tested. Guaranteed by design.				

2.6.7 SPI DC Electrical Characteristics

Table 18 provides the SPI DC electrical characteristics.

Table 18. SPI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V _{IH}		2.0	OV _{DD} +0.3	V
Input low voltage	V _{IL}		-0.3	0.8	V
Input current	I _{IN}			30	μΑ
Output high voltage	V _{OH}	I _{OH} = -4.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 4.0 mA	_	0.5	V

2.6.8 GPIO, UART, TIMER, EE, STOP_BS, I²C, IRQn, NMI_OUT, INT_OUT, CLKIN, JTAG Ports DC Electrical Characteristics

Table 19. GPIO, UART, Timer, EE, STOP_BS, I²C, IRQn, NMI_OUT, INT_OUT, CLKIN, and JTAG Port DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	V _{DDIO}	3.135	3.465	V
Input high voltage	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	-0;3	0.8	V
Input leakage current, V _{IN} = supply voltage	I _{IN}	-30	30	μA
Tri-state (high impedance off state) leakage current, V_{IN} = supply voltage	I _{OZ}	-30	30	μA
Signal low input current, $V_{IL} = 0.4 V^2$	١ _L	-30	30	μA
Signal high input current, $V_{IH} = 2.0 V^2$	Ι _Η	-30	30	μA
Output high voltage, I _{OH} = -2 mA, except open drain pins	V _{OH}	2.4	3.465	V
Output low voltage, I _{OL} = 3.2 mA	V _{OL}	—	0.4	V
 Notes: 1. See Figure 6 for undershoot and overshoot voltages. 2. Not tested. Guaranteed by design. 				



2.7 AC Timings

The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and inputs.

2.7.1 Start-Up Timing

Starting the device requires coordination among several input sequences including clocking, reset, and power. **Section 2.7.2** describes the clocking characteristics. **Section 2.7.3** describes the reset and power-up characteristics. You must use the following guidelines when starting up an MSC8144E device:

- PORESET and TRST must be asserted externally for the duration of the power-up sequence using the V_{DDIO} (3.3 V) supply. See Table 24 for timing. TRST deassertion does not have to be synchronized with PORESET deassertion. During functional operation when JTAG is not used, TRST can be asserted and remain asserted after the power ramp.
- **Note:** For applications that use M3 memory, $\overline{M3}_{RESET}$ should replicate the PORESET sequence timing, but using the V_{DDM3IO} (2.5 V) supply. See Section 3.1.1, *Power-on Sequence* for additional design information.
 - CLKIN should start toggling at least 32 cycles before the PORESET deassertion to guarantee correct device operation (see Figure 7). 32 cycles should be accounted only after V_{DDIO} reaches its nominal value.
 - CLKIN and PCI_CLK_IN should either be stable low during the power-up of V_{DDIO} supply and start their swings after power-up or should swing within V_{DDIO} range during V_{DDIO} power-up., so their amplitude grows as V_{DDIO} grows during power-up.

Figure 7 shows a sequence in which V_{DDIO} is raised after V_{DD} and CLKIN begins to toggle with the raise of V_{DDIO} supply.



Figure 7. Start-Up Sequence with V_{DD} Raised Before V_{DDIO} with CLKIN Started with V_{DDIO}

2.7.2 Clock and Timing Signals

The following sections include a description of clock signal characteristics. **Table 20** shows the maximum frequency values for internal (Core, Reference, Bus and DSI) and external (CLKIN, PCI_CLK_IN and CLKOUT. The user must ensure that maximum frequency values are not exceeded.

	Table	20.	Clock	Freq	uencies
--	-------	-----	-------	------	---------

Characteristic	Symbol	MIN	Мах	Unit
CLKIN frequency	F _{CLKIN}	25	150	MHz
PCI_CLK_IN frequency	F _{PCI_CLK_IN}	25	150	MHz
CLKIN duty cycle	D _{CLKIN}	40	60	%
PCI_CLK_IN duty cycle	D _{PCI_CLK_IN}	40	60	%

Table 21. Clock Parameters

Characteristic	Min	Max	Unit
CLKIN slew rate (20%-80%)	1		V/ns
PCI_CLK_IN slew rate (20%-80%)	1	—	V/ns

2.7.3 Reset Timing

The MSC8144E has several inputs to the reset logic:

- Power-on reset (PORESET)
- External hard reset (HRESET)
- External soft reset (SRESET)
- Software watchdog reset
- JTAG reset
- RapidIO reset
- Software hard reset
- Software soft reset

All MSC8144E reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 22** describes the reset sources.

Table 22. Reset Sources

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC8144E and configures various attributes of the MSC8144E. On PORESET, the entire MSC8144E device is reset. All PLLs states is reset, HRESET and SRESET are driven, the extended cores are reset, and system configuration is sampled. The reset source and word are configured only when PORESET is asserted.
External hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC8144E. While HRESET is asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and SRESET are driven, the extended cores are reset, and system configuration is sampled. Note that the RCW (reset Configuration Word) is not reloaded during HRESET assertion after out of power on reset sequence. The reset configuration word is described in the Reset chapter in the MSC8144E Reference Manual.
External soft reset (SRESET)	Input/ Output	Initiates the soft reset flow. The MSC8144E detects an external assertion of SRESET only if it occurs while the MSC8144E is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is driven, the extended cores are reset, and system configuration is maintained.
Host reset command through the TAP	Internal	When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the soft reset signal and an internal soft reset sequence is generated.
Software watchdog reset	Internal	When the MSC8144E watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
RapidIO reset	Internal	When the RapidIO logic asserts the RapidIO hard reset signal, it generates an internal hard reset sequence.
Software hard reset	Internal	A hard reset sequence can be initialized by writing to a memory mapped register (RCR)
Software soft reset	Internal	A soft reset sequence can be initialized by writing to a memory mapped register (RCR)
Table 23 summarizes the reset actions that occur as a result of the different reset sources. Table 23. Reset Actions for Each Reset Source

Pasat Action/Pasat Source	Power-On Reset (PORESET) Hard Reset (HRESET)		Soft Reset (SRESET)		
Reset Action/Reset Source	External only	External or Internal (Software Watchdog, Software or RapidIO)	External or internal Software	JTAG Command: EXTEST, CLAMP, or HIGHZ	
Configuration pins sampled (Refer to Section 2.7.3.2 for details).	Yes	No	No	No	
PLL state reset	Yes	No	No	No	
Select reset configuration source	Yes	No	No	No	
System reset configuration write	Yes	No	No	No	
HRESET driven	Yes	Yes	No	No	
IPBus modules reset (TDM, UART, SWT, DDRC, IPBus master, GIC, HS, and GPIO)	Yes	Yes	Yes	Yes	
SRESET driven	Yes	Yes	Yes	Depends on command	
Extended cores reset	Yes	Yes	Yes	Yes	
CLASS registers reset	Yes	Yes	Some registers	Some registers	
Timers, Performance Monitor	Yes	Yes	No	No	
Packet Processor, PCI, DMA	Yes	Yes	Most registers	Most registers	

2.7.3.1 Power-On Reset (PORESET) Pin

Asserting $\overrightarrow{\text{PORESET}}$ initiates the power-on reset flow. $\overrightarrow{\text{PORESET}}$ must be asserted externally for at least 32 CLKIN cycles after V_{DD} and V_{DDIO} are both at their nominal levels.

2.7.3.2 Reset Configuration

The MSC8144E has two mechanisms for writing the reset configuration:

- Through the I^2C port
- Through external pins
- Through internal hard coded

Twenty-three signals (see **Section 1** for signal description details) are sampled during the power-on reset sequence to define the Reset Word Configuration Source and operating conditions:

- RCW_SRC[2–0]
- RC[16–0]

The RCFG_CLKIN_RNG pin must be valid during power-on or hard reset sequence. The STOP_BS pin must be always valid and is also sampled during power-on reset sequence for RCW loading from an I²C EEPROM.

2.7.3.3 Reset Timing Tables

Table 24 and Figure 8 describe the reset timing for a reset configuration.

No.	Characteristics	Expression	Max	Min	Unit
1	Required external PORESET duration minimum	32/CLKIN			
	• 25 MHz <= CLKIN < 44 MHz		1280	727	ns
	• 44 MHz <= CLKIN < 66 MHz		728	484	ns
	• 66 MHz <= CLKIN < 100 MHz		485	320	ns
	 100 MHz <= CLKIN < 133 MHz 		320	241	ns
2	Delay from de-assertion of external PORESET to HRESET deassertion for external pins and hard coded RCW				
	 25 MHz <= CLKIN < 66 MHz 	15369/CLKIN	615	233	μs
	• 66 MHz <= CLKIN <= 133 MHz	34825/CLKIN	528	262	μs
	Delay from de-assertion of external $\overrightarrow{\text{PORESET}}$ to $\overrightarrow{\text{HRESET}}$ deassertion for loading RCW the I ² C interface				
	 25 MHz <= CLKIN < 44 MHz 	92545/CLKIN	3702	2103	μs
	• 44 MHz <= CLKIN < 66 MHz	107435/CLKIN	2441	1627	μs
	 66 MHz <= CLKIN < 100 MHz 	124208/CLKIN	1882	1242	μs
	 100 MHz <= CLKIN < 133 MHz 	157880/CLKIN	1579	1187	μs
3	Delay from HRESET deassertion to SRESET deassertion				
	REFCLK = 25 MHz to 133 MHz	16/CLKIN	640	120	ns
Note:	Timings are not tested, but are guaranteed by design.				

RCW_SRC2,RCW_SRC1,RCW_SRC0,STOP_BS and RCFG_CLKIN_RNG



Figure 8. Timing for a Reset Configuration Write

See also Reset Errata for PLL lock and reset duration.

2.7.4 DDR SDRAM AC Timing Specifications

This section describes the AC electrical characteristics for the DDR SDRAM interface.

2.7.4.1 DDR SDRAM Input Timings

Table 25 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 2.5 V.

Table 25. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

Parameter	Symbol	Min	Мах	Unit
AC input low voltage	V _{IL}	_	MV _{REF} – 0.31	V

Table 25. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface (continued)

Parameter		Symbol	Min	Max	Unit
AC input high voltage		V _{IH}	MV _{REF} + 0.31	—	V
Note: At recommended operating conditions with V_{DDDDR} of 2.5 ± 5%.					

Table 26 provides the input AC timing specifications for the DDR SDRAM when V_{DDDDR} (typ) = 1.8 V.

Table 26. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

Parameter		Min	Мах	Unit		
AC input low voltage	V _{IL}	_	MV _{REF} – 0.25	V		
AC input high voltage	V _{IH}	MV _{REF} + 0.25	—	V		
Note: At recommended operating conditions with V_{DDDDR} of 1.8 ± 5%.						

 Table 27 provides the input AC timing specifications for the DDR SDRAM interface.

Table 27. DDR SDRAM Input AC Timing Specifications

Parameter	Symbol	Min	Max	Unit		
Controller Skew for MDQS—MDQ/MECC/MDM ¹ • 400 MHz • 333 MHz • 266 MHz • 200 MHz	^t ciskew	-365 -390 -428 -490	365 390 428 490	ps ps ps ps		
 Notes: 1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. Subtract this value from the total timing budget. 2. At recommended operating conditions with V_{DDDDR} (1.8 V or 2.5 V) ± 5% 						

2.7.4.2 DDR SDRAM Output AC Timing Specifications

Table 28 provides the output AC timing specifications for the DDR SDRAM interface.

Table 28. DDR SDRAM Output AC Timing Specifications

Parameter	Symbol ¹	Min	Max	Unit
MCK[n] cycle time, (MCK[n]/MCK[n] crossing) ²	t _{MCK}	3	10	ns
ADDR/CMD output setup with respect to MCK ³	t _{DDKHAS}			
• 400 MHz	_	1.95	—	ns
• 333 MHz		2.40	—	ns
• 266 MHz		3.15	—	ns
• 200 MHz		4.20	—	ns
ADDR/CMD output hold with respect to MCK ³	t _{DDKHAX}			
• 400 MHz		1.95	—	ns
• 333 MHz		2.40	—	ns
• 266 MHz		3.15	—	ns
• 200 MHz		4.20	—	ns
MCSn output setup with respect to MCK ³	t _{DDKHCS}			
• 400 MHz		1.95	—	ns
• 333 MHz		2.40	—	ns
• 266 MHz		3.15	—	ns
• 200 MHz		4.20	—	ns
MCSn output hold with respect to MCK ³	t _{DDKHCX}			
• 400 MHz	-	1.95	—	ns
• 333 MHz		2.40	—	ns
• 266 MHz		3.15	—	ns
• 200 MHz		4.20	—	ns
MCK to MDQS Skew ⁴	t _{DDKHMH}	-0.6	0.6	ns

Electrical Characteristics

Parameter	Symbol ¹	Min	Max	Unit		
MDQ/MECC/MDM output setup with respect to MDQS ⁵	t _{DDKHDS.}					
• 400 MHz	t _{DDKLDS}	700	—	ps		
• 333 MHz	-	900	—	ps		
• 266 MHz		1100	—	ps		
• 200 MHz		1200	—	ps		
MDQ/MECC/MDM output hold with respect to MDQS ⁵	t _{DDKHDX.}					
• 400 MHz	t _{DDI INDX}	700	—	ps		
• 333 MHz	DBREDR	900	_	ps		
• 266 MHz		1100	_	ps		
• 200 MHz		1200	—	ps		
MDQS preamble start ⁶	t _{DDKHMP}	$-0.5 imes t_{MCK} - 0.6$	$-0.5 \times t_{MCK}$ +0.6	ns		
MDQS epilogue end ⁶	t _{DDKHME}	-0.6	0.6	ns		
 The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.} All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the <i>MSC8144 Reference Manual</i> for a description and understanding of the timing modifications 						
 Determined by maximum possible skew between a dat (MECC), or data mask (MDM). The data strobe should 	a strobe (MDQS be centered insi) and any corresponding of the data eye at t	ing bit of data (MDQ), the pins of the micropr	ECC ocessor.		

Table 28. DDR SDRAM Output AC Timing Specifications (continued)

- 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.
- 7. At recommended operating conditions with V_DDDDR (1.8 V or 2.5 V) \pm 5%.

Figure 9 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).



Figure 9. Timing for t_{DDKHMH}

Figure 10 shows the DDR SDRAM output timing diagram.



Figure 10. DDR SDRAM Output Timing

Figure 11 provides the AC test load for the DDR bus.



Figure 11. DDR AC Test Load

2.7.5 Serial RapidIO Timing and SGMII Timing

2.7.5.1 AC Requirements for SRIO_REF_CLK and SRIO_REF_CLK

Table 29 lists AC requirements.

Table 29. SDn_REF_CLK and SDn_REF_CLK AC Requirements

Parameter Description	Symbol	Min	Typical	Max	Units	Comments
REFCLK cycle time	t _{REF}	_	10 (8, 6.4)		ns	8 ns applies only to serial RapidIO system with 125-MHz reference clock. 6.4 ns applies only to serial RapidIO systems with a 156.25 MHz reference clock. Note: SGMII uses the 8 ns (125 MHz) value only.
REFCLK cycle-to-cycle jitter	t _{REFCJ}	—	—	80	ps	Difference in the period of any two adjacent REFCLK cycles
Phase jitter	t _{REFPJ}	-40	_	40	ps	Deviation in edge location with respect to mean edge location

2.7.5.2 Signal Definitions

LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential signals. **Figure 12** shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and $\overline{\text{TD}}$) or a receiver input (RD and $\overline{\text{RD}}$). Each signal swings between voltage levels A and B, where A > B.



Figure 12. Differential V_{PP} of Transmitter or Receiver

Note: This explanation uses generic TD/TD/RD/RD signal names. These correspond to SRIO_TXD/SRIO_TXD/SRIO_TXD/SRIO_RXD/SRIO_RXD respectively.

Using these waveforms, the definitions are as follows:

- 1. The transmitter output signals and the receiver input signals TD, $\overline{\text{TD}}$, RD and $\overline{\text{RD}}$ each have a peak-to-peak voltage (V_{PP}) swing of A B.
- 2. The differential output signal of the transmitter, V_{OD} , is defined as $V_{TD} V_{\overline{TD}}$.
- 3. The differential input signal of the receiver, V_{ID} , is defined as $V_{RD} V_{\overline{RD}}$.
- 4. The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B).
- 5. The peak value of the differential transmitter output signal and the differential receiver input signal is A B.
- 6. The value of the differential transmitter output signal and the differential receiver input signal is $2 \times (A B) V_{pp}$.

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and TD is 500 mV_{PP}. The differential output signal ranges between 500 mV and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV_{PP}.

Note: AC electrical specifications are given for transmitter and receiver. Long run and short run interfaces at three baud rates (a total of six cases) are described. The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of **IEEETM** Std 802.3ae-2002TM. XAUI has similar application goals to serial RapidIO. The goal of this standard is that electrical designs for serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

2.7.5.3 Equalization

With the use of high speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

2.7.5.4 Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section. The differential return loss, S11, of the transmitter in each case shall be better than

- -10 dB for (baud frequency)/10 < freq(f) < 625 MHz, and
- $-10 \text{ dB} + 10\log(f/625 \text{ MHz}) \text{ dB}$ for $625 \text{ MHz} \le \text{freq}(f) \le \text{baud}$ frequency

The reference impedance for the differential return loss measurements is 100 Ω resistive. Differential return loss includes contributions from internal circuitry, packaging, and any external components related to the driver. The output impedance requirement applies to all valid output levels. It is recommended that the 20–80% rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case. It is also recommended that the timing skew at the output of an LP-Serial transmitter between the two signals comprising a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB, and 15 ps at 3.125 GB.

Table 30. Short Run Transmitter AC Timing Specifications—1.25 GBaud

Characteristic		Range		11:0:6	Natao
Characteristic	Symbol	Min	Max	onit	Notes
Output Voltage,	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	±100 ppm

Table 31. Short Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic Symbol Min Max		nge	11	Notes	
		Max	Unit		
Output Voltage,	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	
Multiple Output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	±100 ppm

Table 32. Short Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Characteristic Range		110:4	Natas		
Characteristic	Symbol	Min	Max	Unit	Notes	
Output Voltage,	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}		
Deterministic Jitter	J _D		0.17	UI _{PP}		
Total Jitter	J _T		0.35	UI _{PP}		
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit Interval	UI	320	320	ps	±100 ppm	

Electrical Characteristics

Characteristic	Range		nge	11:0:4	Natao	
Characteristic	Symbol	Min	Max	Unit	Notes	
Output Voltage,	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}		
Deterministic Jitter	J _D		0.17	UI _{PP}		
Total Jitter	J _T		0.35	UI _{PP}		
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit Interval	UI	800	800	ps	±100 ppm	

Table 33. Long Run Transmitter AC Timing Specifications—1.25 GBaud

Table 34. Long Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic	Characteristic Cumbel		Range		Natao	
Characteristic	Symbol	Min	Max	Unit	ivotes	
Output Voltage,	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}		
Deterministic Jitter	J _D		0.17	UI _{PP}		
Total Jitter	J _T		0.35	UI _{PP}		
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit Interval	UI	400	400	ps	±100 ppm	

Table 35. Long Run Transmitter AC Timing Specifications—3.125 GBaud

<u>Ob ann a tariatia</u>	Characteristic Cumbel Range		nge	11	Natas		
Characteristic	Symbol	Min	Max	Unit	NOTES		
Output Voltage,	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair		
Differential Output Voltage	V _{DIFFPP}	800	1600	mV _{PP}			
Deterministic Jitter	J _D		0.17	UI _{PP}			
Total Jitter	J _T		0.35	UI _{PP}			
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link		
Unit Interval	UI	320	320	ps	±100 ppm		

For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in **Figure 13** with the parameters specified in **Table 36** when measured at the output pins of the device and the device is driving a $100 \Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-Serial transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the transmitter output compliance mask when pre-emphasis is disabled or minimized.



Figure 13. Transmitter Output Compliance Mask

Transmitter Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)
1.25 GBaud short range	250	500	0.175	0.39
1.25 GBaud long range	400	800	0.175	0.39
2.5 GBaud short range	250	500	0.175	0.39
2.5 GBaud long range	400	800	0.175	0.39
3.125 GBaud short range	250	500	0.175	0.39
3.125 GBaud long range	400	800	0.175	0.39

Table 36. Transmitter Differential Output Eye Diagram Parameters

2.7.5.5 Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section. Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to 0.8 × baud frequency. This includes contributions from internal circuitry, the package, and any external components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100 Ω resistive for differential return loss and 25 Ω resistive for common mode.

Table 37. Receiver AC Timing Specifications—1.25 GBaud

Channa taniatia	Symbol	Range		11:0:6	Natas	
Characteristic	Symbol	Min	Max	Unit	NOTES	
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver	
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver	
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver	

Electrical Characteristics

Characteristic	Symbol	Ra	nge	11	Unit	Natao
Characteristic	Symbol	Min	Max	Unit	Notes	
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 14 . The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.	
Multiple Input Skew	S _{MI}		24	ns	Skew at the receiver input between lanes of a multilane link	
Bit Error Rate	BER		10 ⁻¹²			
Unit Interval	UI	800	800	ps	±100 ppm	

Table 37. Receiver AC Timing Specifications—1.25 GBaud (continued)

Table 38. Receiver AC Timing Specifications—2.5 GBaud

Channa taniatia	Construction	Ra	nge	11	Nataa
Characteristic	Symbol	Min	Max	Unit	Notes
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 14 . The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	S _{MI}		24	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10 ⁻¹²		
Unit Interval	UI	400	400	ps	±100 ppm

Table 39. Receiver AC Timing Specifications—3.125 GBaud

Channataniatia	Complete	Range		l lucit	Netes
Characteristic	Symbol	Min	Max	Unit	Notes
Differential Input Voltage	V _{IN}	200	1600	mV _{PP}	Measured at receiver
Deterministic Jitter Tolerance	J _D	0.37		UI _{PP}	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J _{DR}	0.55		UI _{PP}	Measured at receiver
Total Jitter Tolerance	JT	0.65		UI _{PP}	Measured at receiver. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 14 . The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
Multiple Input Skew	S _{MI}		22	ns	Skew at the receiver input between lanes of a multilane link

Electrical Characteristics



Table 39. Receiver AC Timing Specifications—3.125 GBaud (continued)

2.7.5.6 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (**Table 37**, **Table 38**, and **Table 39**) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in **Figure 15** with the parameters specified in **Table 40**. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100 $\Omega \pm 5\%$ differential resistive load.



Figure 15. Receiver Input Compliance Mask

Table 40 Receiver In	put Compliance	e Mask Parameters	s Exclusive of	f Sinusoidal Jitter
	put compliance	e mask i arameters		Sinusolual siller

Receiver Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

2.7.5.7 Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of **IEEE** Std. 802.3ae-2002TM, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT test pattern defined in Annex 48A of **IEEE** Std. 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of **IEEE** Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.

2.7.5.8 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT) defined in Annex 48A of **IEEE** Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10^{-12} . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100 Ω resistive ±5% differential to 2.5 GHz.

2.7.5.9 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of **IEEE** Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of **IEEE** Std. 802.3ae.

2.7.5.10 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100 Ω resistive ±5% differential to 2.5 GHz.

2.7.5.11 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in **Section 2.7.5.9** and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in **Figure 15** and **Table 40**. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 8.6 is then added to the signal and the test load is replaced by the receiver being tested.

2.7.6 PCI Timing

This section describes the general AC timing parameters of the PCI bus. Table 41 provides the PCI AC timing specifications.

Provider	Quarter	33	MHz	66 I	Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Output delay	t _{PCVAL}	2.0	11.0	1.0	6.0	ns
High-Z to Valid Output delay	t _{PCON}	2.0		1.0	_	ns
Valid to High-Z Output delay	t _{PCOFF}		28		14	ns
Input setup	t _{PCSU}	7.0		3.0	_	ns
Input hold	t _{PCH}	0		0	—	ns
Reset active time after PCI_CLK_IN stable	t _{PCRST-CLK}	100		100	_	μs
Reset active to output float delay	t _{PCRST-OFF}	-	40	_	40	ns
Reset active time after power stable	t _{PCRST}	1		1	—	ms
HRESET high to first Configuration Access	t _{PCRHFA}	32M	_	32M	_	clocks

Table 41.	PCL	AC	Timina	Specifications
				opcomoutions

Notes: 1. See the timing measurement conditions in the *PCI 2.2 Local Bus Specifications*.

2. All PCI signals are measured from $0.5 \times V_{DDIO}$ of the rising edge of PCI_CLK_IN to $0.4 \times V_{DDIO}$ of the signal in question for 3.3-V PCI signaling levels.

3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

5. The reset assertion timing requirement for HRESET is in Table 24 and Figure 8

Electrical Characteristics

Figure 16 provides the AC test load for the PCI.



Figure 16. PCI AC Test Load

Figure 17 shows the PCI input AC timing conditions.



Figure 17. PCI Input AC Timing Measurement Conditions

Figure 18 shows the PCI output AC timing conditions.



Figure 18. PCI Output AC Timing Measurement Condition

2.7.7 TDM Timing

Table 42. TDM Timing

Characteristic	Symbol	Expression	Min	Max	Units
TDMxRCLK/TDMxTCLK	t _{TDMC}	TC ¹	16	—	ns
TDMxRCLK/TDMxTCLK high pulse width	t _{TDMCH}	$(0.5\pm0.1) imes TC^4$	7	—	ns
TDMxRCLK/TDMxTCLK low pulse width	t _{TDMCL}	$(0.5\pm0.1)\times TC^4$	7	—	ns
TDM receive all input set-up time related to TDMxRCLK TDMxTSYN input set-up time related to TDMxTCLK in TSO=0 mode	t _{TDMVKH}		3.6	—	ns
TDM receive all input hold time related to TDMxRCLK TDMxTSYN input hold time related to TDMxTCLK in TSO=0 mode	t _{TDMXKH}		1.9	—	ns
TDMxTCLK high to TDMxTDAT output active ²	t _{TDMDHOX}		2.5	_	ns
TDMxTCLK high to TDMxTDAT output valid ²	t _{TDMDHOV}		_	9.8	ns
All output hold time (except TDMxTSYN) ³	t _{TDMHOX}		2.5	—	ns
TDMxTCLK high to TDMxTDAT output high impedance ²	t _{TDMDHOZ}		_	9.8	ns
TDMxTCLK high to TDMxTSYN output valid ²	t _{TDMSHOV}		_	9.25	ns
TDMxTSYN output hold time ³	t _{TDMSHOX}		2.0	_	ns
Notes: 1. Values are based on a a maximum frequency of 62.5 MH	Iz. The TDM int	terface supports any	frequency be	elow 62.5 MI	Hz.

- 2. Values are based on 20 pF capacitive load.
- **3.** Values are based on 10 pF capacitive load.
- 4. The expression is for common calculations only.

Figure 19 shows the TDM input AC timing.





Note: For some TDM modes receive data and receive sync are being input on other pins. This timing is valid for them as well. See the *MSC8144E Reference Manual*.

Figure 20 shows TDMxTSYN AC timing in TSO=0 mode.





Figure 21 shows the TDM Output AC timing



Figure 21. TDM Output Signals

Note: For some TDM modes transmit data is being output on other pins. This timing is valid for it as well. See the MSC8144E Reference Manual

2.7.8 **UART** Timing

	•			
Characteristics	Symbol	Expression	Min	Max
URXD and UTXD inputs high/low duration	T _{UREFCLK}	$16 \times T_{REFCLK}$	160	—
URXD and UTXD inputs rise/fall time	T _{UAVKH}			6
UTXD output rise/fall time	T _{UAVXH}			5.5
Note: $T_{UREFCLK} = T_{REFCLK}$ is guaranteed by design.			•	

Table 43. UART Timing

Figure 22 shows the UART input AC timing



Figure 22. UART Input Timing

Figure 23 shows the UART output AC timing



Figure 23. UART Output Timing

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Unit ns

ns

ns

2.7.9 Timer Timing

Characteristics	Symbol	Min	Unit
TIMERx frequency	T _{TMREFCLK}	10.0	ns
TIMERx Input high phase	T _{TMCH}	4.0	ns
TIMERx Output low phase	T _{TMCL}	4.0	ns

Table 44. Timer Timing

Figure 24 shows the timer input AC timing



Figure 24. Timer Timing

2.7.10 Ethernet Timing

This section describes the AC electrical characteristics for the Ethernet interface.

There are programmable delay units (PDU) that should be programmed differently for each Interface to meet timing. There is a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the *MSC8144E Reference Manual*.

2.7.10.1 Management Interface Timing

	Characteristics	Symbol	Min	Max	Unit
ETHMDC clo	ock pulse width high	t _{MDCH}	32	—	ns
ETHMDC to	ETHMDIO delay ²	t _{MDKHDX}	10	70	ns
ETHMDIO to	ETHMDC rising edge set-up time	t _{MDDVKH}	7	—	ns
ETHMDC ris	ing edge to ETHMDIO hold time	t _{MDDXKH}	0	—	ns
ETHMDC rise time.		t _{MDCR}	_	10	ns
ETHMDC fall time. t _{MDHF}			—	10	ns
Notes: 1. 2.	Program the ETHMDC frequency (f_{MDC}) to a maximum value of 2.3 source clock and configuration of MIIMCFG[MCS] and UPSMR[MI achieve f_{MDC} = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPSI configuration details. The value depends on the source clock. For example, for a source 333 MHz, the delay is 58 ns.	5 MHz (400 ns peric DCP]. For example, MR[MDCP] = 0. See clock of 267 MHz, tl	od for t _{MDC}). T for a source o the <i>MSC814</i> he delay is 70	he value dep clock of 400 M 4 <i>4E Reference</i> ns. For a sou	ends on the /IHz, to e <i>Manual</i> for urce clock of



Figure 25. MII Management Interface Timing

2.7.10.2 MII Transmit AC Timing Specifications

Table 46 provides the MII transmit AC timing specifications.

Table 46. MII	Transmit AC	Timing S	pecifications
---------------	--------------------	-----------------	---------------

Parameter/Condition	Symbol ¹	Min	Max	Unit
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	0	25	ns
TX_CLK data clock rise	t _{MTXR}	1.0	4.0	ns
TX_CLK data clock fall	t _{MTXF}	1.0	4.0	ns
Notes:1.Typical TX_CLK period (t _{MTX}) for 10 Mbps is 400 ns and for 100 Mbps is 402.Program GCR4 as 0x00030CC3.	ns.			

Figure 26 shows the MII transmit AC timing diagram.



Figure 26. MII Transmit AC Timing

2.7.10.3 MII Receive AC Timing Specifications

 Table 47 provides the MII receive AC timing specifications.

Table 47. MII Receive	AC Timing	Specifications
-----------------------	-----------	----------------

Parameter/Condition	Symbol ¹	Min	Max	Unit
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	65	%

Parameter/Condition	Symbol ¹	Min	Max	Unit
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK		10.0	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	2	—	ns
RX_CLK clock rise	t _{MRXR}	1.0	4.0	ns
RX_CLK clock fall time	t _{MRXF}	1.0	4.0	ns
Notes:1.Typical RX_CLK period (t _{MRX}) for 10 Mbps is 400 ns and for 100 Mbps is 402.Program GCR4 as 0x00030CC3.	ns.			

Table 47. MII Receive AC Timing Specifications (continued)

Figure 27 provides the AC test load.



Figure 27. AC Test Load

Figure 28 shows the MII receive AC timing diagram.



Figure 28. MII Receive AC Timing

2.7.10.4 RMII Transmit and Receive AC Timing Specifications

Table 48 provides the RMII transmit and receive AC timing specifications.

Table 48.	RMII Transmit and	d Receive AC	Timing S	pecifications
-----------	-------------------	--------------	-----------------	---------------

Parameter/Condition	Symbol ¹	Min	Max	Unit
REF_CLK duty cycle	t _{RMXH/} t _{RMX}	35	65	%
REF_CLK to RMII data TXD[1–0], TX_EN delay	t _{RMTKHDX}	2	10	ns
RXD[1–0], CRS_DV, RX_ER setup time to REF_CLK	t _{rmrdvkh}	4.0		ns
RXD[1–0], CRS_DV, RX_ER hold time to REF_CLK	t _{rmrdxkh}	2.0		ns
REF_CLK data clock rise	t _{RMXR}	1.0	4.0	ns
REF_CLK data clock fall	t _{RMXF}	1.0	4.0	ns
Typical REF_CLK clock period (t _{RMX}) is 20 ns				
Notes:1.Typical REF_CLK clock period (tRMX) is 20 ns2.Program GCR4 as 0x00001405				

Figure 29 shows the RMII transmit and receive AC timing diagram.



Figure 29. RMII Transmit and Receive AC Timing

Figure 30 provides the AC test load.



Figure 30. AC Test Load

2.7.10.5 SMII AC Timing Specification

Table 49. SMII Mode Signal Timing

		Characteristics	Symbol	Min	Max	Unit
ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge set-up time			t _{SMDVKH}	1.5	—	ns
ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time			t _{SMDXKH}	1.0	—	ns
ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay		t _{SMXR}	1.5	5.0	ns	
Notes:	1.	Typical REF_CLK clock period is 8ns				
	2.	Measured using a 5 pF load.				
	3.	Measured using a 15 pF load				
	4.	REF_CLK duty cycle is TBD.				
	5.	Program GCR4 as 0x00002008				

Figure 31 provides the AC test load.



Figure 31. SMII Mode Signal Timing

2.7.10.6 RGMII AC Timing Specifications

Table 50 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.

Table 50, RGMII with	On-Board Delay AC	C Timing Specifications

Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to clock output skew (at transmitter)	t _{SKEWT}	-0.5	—	0.5	ns
Data to clock input skew (at receiver) ²	t _{SKEWR}	0.9	_	2.6	ns
Clock cycle duration ³	t _{RGT}	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T ^{4, 5}	t _{RGTH} /t _{RGT}	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX ^{3, 5}	t _{RGTH} /t _{RGT}	40	50	60	%
Rise time (20%–80%)	t _{RGTR}	—	_	0.75	ns
Fall time (20%–80%)	t _{RGTF}	—	_	0.75	ns
GTX_CLK125 reference clock period	t _{G12} ⁶	—	8.0	—	ns
GTX_CLK125 reference clock duty cycle	t _{G125H} /t _{G125}	47	—	53	%
Notes: 1. At recommended operating conditions with LV _{DD} of 2.5 V +/- 5%.					

2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.

3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns +/- 40 ns and 40 ns +/- 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.

- 5. Duty cycle reference is $L_{Vdd}/2$.
- 6. This symbol is used to represent the external GTX_CLK125 and does not follow the original symbol naming convention.
- 7. GCR4 should be programmed as 0x00001004.

Table 51 presents the RGMII AC timing specification for applications required non-delayed clock on board.

Table 51. RGMII with No On-Board Delay AC Timing Specifications

Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to clock output skew (at transmitter)	t _{SKEWT}	-2.6	_	-0.9	ns
Data to clock input skew (at receiver) ²	t _{SKEWR}	-0.5	_	0.5	ns
Clock cycle duration ³	t _{RGT}	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T ^{4, 5}	t _{RGTH} /t _{RGT}	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX ^{3, 5}	t _{RGTH} /t _{RGT}	40	50	60	%
Rise time (20%–80%)	t _{RGTR}	_	_	0.75	ns
Fall time (20%–80%)	t _{RGTF}	_	_	0.75	ns
GTX_CLK125 reference clock period	t _{G12} ⁶	_	8.0	_	ns

	Parameter/Condition			Min	Тур	Max	Unit
GTX_CLK125 reference clock duty cycle		t _{G125H} /t _{G125}	47	—	53	%	
Notes:	1. 2. 3. 4.	At recommended operating conditions with LV_{DD} of 2.5 V +/- 5%. This implies that PC board design will require clocks to be routed with For 10 and 100 Mbps, t_{RGT} scales to 400 ns +/- 40 ns and 40 ns +/- 4 Duty cycle may be stretched/shrunk during speed changes or while tra as the minimum duty cycle is not violated and stretching occurs for no between. Duty cycle reference is $L_{Vdr}/2$.	no additional tr ns, respectively nsitioning to a r more than thre	ace delay /. eceived pa e t _{RGT} of t	acket's cloo he lowest	ck domains speed trar	s as long sitioned
	6.	This symbol is used to represent the external GTX_CLK125 and does	not follow the o	original syr	nbol namii	ng convent	tion.

Table 51. RGMII with No On-Board Delay AC Timing Specifications (continued)

Figure 32 shows the RGMII AC timing and multiplexing diagrams.

GCR4 should be programmed as 0x0004C130.

7.



Figure 32. RGMII AC Timing and Multiplexing s

2.7.11 ATM/UTOPIA/POS Timing

Table 52 provides the ATM/UTOPIA/POS input and output AC timing specifications.

Table 52. ATM/UTOPIA/POS AC Timing (External Clock) Specifications

Characteristic	Symbol	Min	Мах	Unit	
Outputs—External clock delay	t _{UEKHOV}	1	9	ns	
Outputs—External clock High Impedance	t _{UEKHOX}	1	9	ns	
Inputs—External clock input setup time	t _{UEIVKH}	4		ns	
Inputs—External clock input hold time t _{UEIXKH} 1 ns					
Note: Output apositions are measured from the 500/ loval of the rigins adds of CLK/N to the 500/ loval of the signal. Timings are					

Note: Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 33 provides the AC test load for the ATM/UTOPIA/POS.



Figure 33. ATM/UTOPIA/POS AC Test Load

Figure 34 shows the ATM/UTOPIA/UTOPIA timing with external clock.



Figure 34. ATM/UTOPIAPOS AC Timing (External Clock)

2.7.12 SPI Timing

Table 52 provides the SPI input and output AC timing specifications.

Table 53. SPI AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Мах	Unit
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}		6	ns
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}		8	ns
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2		ns
SPI inputs—Master mode (internal clock input setup time	t _{NIIVKH}	4		ns
SPI inputs—Master mode (internal clock input hold time	t _{NIIXKH}	0		ns
SPI inputs—Slave mode (external clock) input setup time	^t NEIVKH	4		ns
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2		ns

Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).}

Figure 35 provides the AC test load for the SPI.



Figure 35. SPI AC Test Load

Figure 36 through Figure 37 represent the AC timings from Table 52. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 36 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 36. SPI AC Timing in Slave Mode (External Clock)

Figure 37 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.



2.7.13 Asynchronous Signal Timing

Characteristics	Characteristics Symbol		Min			
Input	t _{IN}	Asynchronous	One CLKIN cycle ¹			
Output	t _{OUT}	Asynchronous	Application dependent			
Note: 1. Relevant for EE0, IRQ[15–0], and NMI only.						

The following interfaces use the specified asynchronous signals:

- *GPIO*. Signals GPIO[31–0], when used as GPIO signals, that is, when the alternate multiplexed special functions are not selected.
- **Note:** When used as a GPI, the input should be driven until it is acknowledged by the device; the GPIO input status is read from a register.
 - *EE port.* Signals EE0, EE1, EE2_0, EE2_1, EE2_2, and EE2_3.
 - *Boot function*. Signal STOP_BS.
 - I^2C interface. Signals I2C_SCL and I2C_SDA.
 - Interrupt inputs. Signals IRQ[15–0] and NMI.
 - Interrupt outputs. Signals INT_OUT and NMI_OUT (pulse width is 10 ns).

Figure 38 shows the behavior of the asynchronous signals.



Figure 38. Asynchronous Signal Timing

2.7.14 JTAG Signals

Characteristics		All frequencies		Unit	
		Min	Max	Onit	
TCK cycle time	t _{тскх}	36.0	—	ns	
TCK clock high phase measured at V_{M} = 1.6 V	t _{тскн}	15.0	—	ns	
TCK rise and fall times	t _{TCKR}	_	3.0	ns	
Boundary scan input data set-up time	t _{BSVKH}	0.0	—	ns	
Boundary scan input data hold time	t _{BSXKH}	15.0	—	ns	
TCK fall to output data valid	t _{TCKHOV}		20.0	ns	
TCK fall to output high impedance	t _{TCKHOZ}		24.0	ns	
TMS, TDI data set-up time	t _{TDIVKH}	0.0	—	ns	
TMS, TDI data hold time	t _{TDIXKH}	5.0	—	ns	
TCK fall to TDO data valid	t _{TDOHOV}	_	10.0	ns	
TCK fall to TDO high impedance	t _{TDOHOZ}	_	12.0	ns	
TRST assert time t _{TRST} 100.0 — na				ns	
Note: All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.					

Table 55. JTAG Timing

Figure 39 Shows the Test Clock Input Timing Diagram



Figure 39. Test Clock Input Timing

Figure 40 Shows the boundary scan (JTAG) timing diagram.



Figure 40. Boundary Scan (JTAG) Timing

Figure 41 Shows the test access port timing diagram



Figure 41. Test Access Port Timing





Figure 42. TRST Timing

Hardware Design Considerations

3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8144E device is designed into a system.

3.1 Start-up Sequencing Recommendations

3.1.1 Power-on Sequence

Use the following guidelines for power-on sequencing:

- There are no dependencies in power-on/power-off sequence between V_{DDM3} and V_{DD} supplies.
- There are no dependencies in power-on/power-off sequence between RapidIO supplies: V_{DDSXC}, V_{DDSXP}, V_{DDSXP}, V_{DDRIOPLL} and other MSC8144E supplies.
- V_{DDPLL} should be coupled with the V_{DD} power rail with extremely low impedance path.

External voltage applied to any input line must not exceed the related to this port I/O supply by more than 0.6 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to 80 mA per input pin per MSC8144E device in the system during start-up. An assertion of the inputs to the high voltage level before power-up should be with slew rate less than 4V/ns.

The following supplies should rise before any other supplies in any sequence

- V_{DD} and V_{DDPLL} coupled together
- V_{DDM3}

After the above supplies rise to 90% of their nominal value the following I/O supplies may rise in any sequence (see Figure 43):

- V_{DDGE1}
- V_{DDGE2}
- V_{DDIO}
- V_{DDDDR} and MV_{REF} coupled one to another. MV_{REF} should be either at same time or after V_{DDDDR}.
- V_{DDM3IO}
- V_{25M3}



Figure 43. $V_{\text{DDM3}}, V_{\text{DDM3IO}}$ and V_{25M3} Power-on Sequence

- Note: 1. This recommended power sequencing is different from the MSC8122/MSC8126.
 - 2. If no pins that require V_{DDGE1} as a reference supply are used (see Table 1), V_{DDGE1} can be tied to GND.
 - 3. If no pins that require V_{DDGE2} as a reference supply are used (see Table 1), V_{DDGE2} can be tied to GND.
 - 4. If the DDR interface is not used, V_{DDDDR} and MV_{REF} can be tied to GND.
 - 5. If the M3 memory is not used, V_{DDM3} , V_{DDM3IO} , and V_{25M3} can be tied to GND.
 - 6. If the RapidIO interface is not used, V_{DDSX} , V_{DDSXP} , and $V_{DDRIOPLL}$ can be tied to GND.

3.1.2 Start-Up Timing

Section 2.7.1 describes the start-up timing.

3.2 **Power Supply Design Considerations**

3.2.1 PLL Supplies

Each PLL supply must have an external RC filter for the V_{DDPLL} input. The filter is a 10 Ω resistor in series with two 2.2 μ F, low ESL (<0.5 nH) and low ESR capacitors. All three PLLs can connect to a single supply voltage source (such as a voltage regulator) as long as the external RC filter is applied to each PLL separately (see **Figure 44**). For optimal noise filtering, place the circuit as close as possible to its V_{DDPLL} inputs. These traces should be short and direct.



Figure 44. PLL Supplies

3.2.2 Other Supplies (TBD)

3.3 Clock and Timing Signal Board Layout Considerations

When laying out the system board, use the following guidelines:

- Keep clock and timing signal paths as short as possible and route with 50 Ω impedance.
- Use a serial termination resistor placed close to the clock buffer to minimize signal reflection. Use the following equation to compute the resistor value:

Rterm = Rim - Rbuf

where Rim = trace characteristic impedance

Rbuf = clock buffer internal impedance.

Note: See MSC8144 CLKIN and PCI_CLK_IN Board Layout (AN3440) for an example layout.

3.4 Connectivity Guidelines

Note: Although the package actually uses a ball grid array, the more conventional term pin is used to denote signal connections in this discussion.

First, select the pin multiplexing mode to allocate the required I/O signals. Then use the guidelines presented in the following subsections for board design and connections. The following conventions are used in describing the connectivity requirements:

- 1. GND indicates using a $10 \text{ k}\Omega$ pull-down resistor (recommended) or a direct connection to the ground plane. Direct connections to the ground plane may yield DC current up to 50mA through the I/O supply that adds to overall power consumption.
- 2. V_{DD} indicates using a 10 k Ω pull-up resistor (recommended) or a direct connection to the appropriate power supply. Direct connections to the supply may yield DC current up to 50mA through the I/O supply that adds to overall power consumption.
- 3. Mandatory use of a pull-up or pull-down resistor it is clearly indicated as "pull-up/pull-down".
- 4. NC indicates "not connected" and means do not connect anything to the pin.
- 5. The phrase "in use" indicates a typical pin connection for the required function.
- **Note:** Please see recommendations #1 and #2 as mandatory pull-down or pull-up connection for unused pins in case of subset interface connection.

3.4.1 DDR Memory Related Pins

This section discusses the various scenarios that can be used with DDR1 and DDR2 memory.

Note: For information about unused differential/non-differential pins in DDR1/DDR2 modes (that is, unused negative lines of strobes in DDR1), please refer to **Table 56**.

3.4.1.1 DDR Interface Is Not Used

Signal Name	Pin Connection
MDQ[0-31]	NC
MDQS[0-3]	NC
MDQS[0-3]	NC
MA[0–15]	NC
MCK[0-2]	NC
MCK[0-2]	NC
MCS[0-1]	NC
MDM[0-3]	NC
MBA[0-2]	NC
MCAS	NC
MCKE[0-1]	NC
MODT[0-1]	NC
MDIC[0-1]	NC
MRAS	NC
MWE	NC
MECC[0–7]	NC
ECC_MDM	NC

 Table 56. Connectivity of DDR Related Pins When the DDR Interface Is Not Used

Table 56. Connectivity of DDR Related Pins When the DDR Interface Is Not Used (continued)

Signal Name	Pin Connection	
ECC_MDQS	NC	
ECC_MDQS	NC	
MV _{REF}	GND	
V _{DDDDR}	GND	
Note: If the DDR controller is not used, disable the internal DDR clock by writing a 1 to the CLK11DIS bit in the System Clock Control Register (SCCR[CLK!11DIS]). See Chapter 7 , <i>Clocks</i> , in the MSC8144E Reference Manual for details.		

3.4.1.2 16-Bit DDR Memory Only

 Table 57 lists unused pin connection when using 16-bit DDR memory. The 16 most significant data lines are not used.

Table 57. Connectivit	y of DDR Related Pins	When Using	16-bit DDR Memory	y Only
-----------------------	-----------------------	------------	-------------------	--------

Signal Name	Pin connection
MDQ[0-15]	in use
MDQ[16-31]	pull-up to V _{DDDDR}
MDQS[0-1]	in use
MDQS[2-3]	pull-down to GND
MDQS[0-1]	in use
MDQS[2-3]	pull-up to V _{DDDDR}
MA[0–15]	in use
MCK[0-2]	in use
MCK[0-2]	in use
MCS[0-1]	in use
MDM[0-1]	in use
MDM[2-3]	NC
MBA[0-2]	in use
MCAS	in use
MCKE[0-1]	in use
MODT[0-1]	in use
MDIC[0-1]	in use
MRAS	in use
MWE	in use
MV _{REF}	1/2*V _{DDDDR}
V _{DDDDR}	2.5 V or 1.8 V

3.4.1.3 ECC Unused Pin Connections

When the error code corrected mechanism is not used in any 32- or 16-bit DDR configuration, refer to **Table 58** to determine the correct pin connections.

Signal Name	Pin connection
MECC[0-7]	pull-up to V _{DDDDR}
ECC_MDM	NC
ECC_MDQS	pull-down to GND
ECC_MDQS	pull-up to V _{DDDDR}

Table 58. Connectivity of Unused ECC Mechanism Pins

3.4.2 Serial RapidIO Interface Related Pins

3.4.2.1 Serial RapidIO interface Is Not Used

Table 59. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	GND
SRIO_IMP_CAL_TX	GND
SRIO_REF_CLK	GND
SRIO_REF_CLK	GND
SRIO_RXD[0-3]	GND
SRIO_RXD[0-3]	GND
SRIO_TXD[0-3]	NC
SRIO_TXD[0-3]	NC
VDDRIOPLL	GND
GND _{RIOPLL}	GND
GND _{SXP}	GND
GND _{SXC}	GND
V _{DDSXP}	GND
V _{DDSXC}	GND

3.4.2.2 Serial RapidIO Specific Lane Is Not Used

Table 60. Connectivity of Serial RapidIO Related Pins When Specific Lane Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	in use
SRIO_IMP_CAL_TX	in use
SRIO_REF_CLK	in use
SRIO_REF_CLK	in use
SRIO_RXD x	GND _{SXC}
SRIO_RXDx	GND _{SXC}

Table 60. Connectivity of Serial RapidIO Related Pins When Specific Lane Is Not Used (continued)

Signal Name	Pin Connection
SRIO_TXDx	NC
SRIO_TXD x	NC
VDDRIOPLL	in use
GND _{RIOPLL}	in use
GND _{SXP}	GND _{SXP}
GND _{SXC}	GND _{SXC}
V _{DDSXP}	1.0 V
V _{DDSXC}	1.0 V
Note: The x indicates the lane number {0,1,2,3} for all unused land	98.

3.4.3 M3 Memory Related Pins

Table 61. Connectivity of M3 Related Pins When M3 Memory Is Not Used

Signal Name	Pin Connection
M3_RESET	NC
V _{25M3}	GND
V _{DDM3}	GND
V _{DDM3IO}	GND

3.4.4 Ethernet Related Pins

3.4.4.1 Ethernet Controller 1 (GE1) Related Pins

Note: Table 62 and Table 63 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.1.1 GE1 Interface Is Not Used

Table 62 assumes that the GE1 signals are not used for any purpose (including any multiplexed functions) and that V_{DDGE1} is tied to GND.

Signal Name	Pin Connection
GE1_COL	NC
GE1_CRS	NC
GE1_RD[0-4]	NC
GE1_RX_ER	NC
GE1_RX_CLK	NC
GE1_RX_DV	NC
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_TX	NC
GE1_SGMII_TX	NC
GE1_TD[0-4]	NC
GE1_TX_CLK	NC
GE1_TX_EN	NC
GE1_TX_ER	NC

Table 62. Connectivity of GE1 Related Pins When the GE1 Interface Is Not Used

3.4.4.1.2 Subset of GE1 Pins Required

When only a subset of the whole GE1 interface is used, such as for RMII, the unused GE1 pins should be connected as described in Table 63. This table assumes that the unused GE1 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE1} is tied to either 2.5 V or 3.3 V.

Table 63. Connectivit	v of GE1	Related Pi	ns When	onlv a s	subset o	f the GE1	Interface	ls red	uired
		iterated i i		only u s			michave	10 100	un cu

Signal Name	Pin Connection
GE1_COL	GND
GE1_CRS	GND
GE1_RD[0-3]	GND
GE1_RX_ER	GND
GE1_RX_CLK	GND
GE1_RX_DV	GND
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_TX	NC

Table 63. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE1_SGMII_TX	NC
GE1_TD[0-3]	NC
GE1_TX_CLK	GND
GE1_TX_EN	NC
GE1_TX_ER	NC

3.4.4.2 Ethernet Controller 2 (GE2) Related Pins

Note: Table 64 and Table 66 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.2.1 GE2 interface Is Not Used

Table 64 assumes that the GE2 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE2} is tied to GND.

Table 64. Connectivity of GE2 Related Pins When the GE2 Interface Is Not Used

Signal Name	Pin Connection
GE2_RD[0-3]	NC
GE2_RX_CLK	NC
GE2_RX_DV	NC
GE2_RX_ER	NC
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	Nc
GE2_TD[0-3]	Nc
GE2_TX_EN	NC

3.4.4.2.2 Subset of GE2 Pins Required

When only a subset of the whole GE2 interface is used, such as for RMII, the unused GE2 pins should be connected as described in Table 65. The table assumes that the unused GE2 pins are not used for any purpose (including any multiplexed functions) and that V_{DDGE2} is tied to either 2.5 V or 3.3 B.

Table 65. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required

Signal Name	Pin Connection
GE2_RD[0-3]	GND
GE2_RX_CLK	GND
GE2_RX_DV	GND
GE2_RX_ER	GND
GE2_SGMII_RX	GND _{SXC}

Table 65. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	NC
GE2_TD[0-3]	NC
GE2_TX_EN	NC

3.4.4.3 GE1 and GE2 Management Pins

GE_MDC and GE_MDIO pins should be connected as required by the specified protocol. If neither GE1 nor GE2 is used (that is, V_{DDGE2} is connected to GND), Table 66 lists the recommended management pin connections.

Table 66. Connectivity of GE Management Pins When GE1 and GE2 Are Not Used

Signal Name	Pin Connection
GE_MDC	NC
GE_MDIO	NC

3.4.5 UTOPIA/POS Related Pins

Table 67 lists the board connections of the UTOPIA/POS pins when the entire UTOPIA/POS interface is not used or subset of UTOPIA/POS interface is used. For multiplexing options that select a subset of the UTOPIA/POS interface, use the connections described in Table 67 for those signals that are not selected. Table 67 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 67. Connectivity of UTOPIA/POS Related Pins When UTOPIA/POS Interface Is Not Used

Signal Name	Pin Connection
UTP_IR	GND
UTP_RADDR[0-4]	V _{DDIO}
UTP_RCLAV_PDRPA	NC
UTP_RCLK	GND
UTP_RD[0–15]	GND
UTP_REN	V _{DDIO}
UTP_RPRTY	GND
UTP_RSOC	GND
UTP_TADDR[0-4]	V _{DDIO}
UTP_TCLAV	NC
UTP_TCLK	GND
UTP_TD[0-15]	NC
UTP_TEN	V _{DDIO}
UTP_TPRTY	NC
UTP_TSOC	NC
V _{DDIO}	3.3 V
3.4.6 TDM Interface Related Pins

Table 68 lists the board connections of the TDM pins when an entire specific TDM is not used. For multiplexing options that select a subset of a TDM interface, use the connections described in Table 68 for those signals that are not selected. Table 68 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Signal Name	Pin Connection
TDMxRCLK	GND
TDM x RDAT	GND
TDM x RSYN	GND
TDM x TCLK	GND
TDMT x DAT	GND
TDMxTSYN	GND
V _{DDIO}	3.3 V
 Notes: 1. x = {0, 1, 2,3, 4, 5, 6, 7} 2. In case of subset of TDM interface usage please make <i>MSC8144E Reference Manual</i> for details. 	e sure to disable unused TDM modules. See Chapter 20 , <i>TDM</i> , in the

Table 68. Connectivity of TDM Related Pins When TDM Interface Is Not Used

3.4.7 PCI Related Pins

Table 69 lists the board connections of the pins when PCI is not used. Table 69 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 69. Connectivity of PCI Related Pins When PCI Is Not Used

Signal Name	Pin Connection
PCI_AD[0-31]	GND
PCI_CBE[0-3]	GND
PCI_CLK_IN	GND
PCI_DEVSEL	V _{DDIO}
PCI_FRAME	V _{DDIO}
PCI_GNT	V _{DDIO}
PCI_IDS	GND
PCI_IRDY	V _{DDIO}
PCI_PAR	GND
PCI_PERR	V _{DDIO}
PCI_REQ	NC
PCI_SERR	V _{DDIO}
PCI_STOP	V _{DDIO}
PCI_TRDY	V _{DDIO}
V _{DDIO}	3.3 V

3.4.8 Miscellaneous Pins

Table 70 lists the board connections for the pins if they are required by the system design. Table 70 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Signal Name	Pin Connection		
CLKOUT	NC		
EEO	GND		
EE1	NC		
GPIO[0-31]	NC		
SCL	See the GPIO connectivity guidelines in this table.		
SDA See the GPIO connectivity guidelines in this table.			
INT_OUT NC			
IRQ[0–15]	See the GPIO connectivity guidelines in this table.		
NMI	V _{DDIO}		
NMI_OUT	NC		
RC[0-16]	GND		
RC_LDF	NC		
STOP_BS	GND		
тск	GND		
TDI GND			
TDO	NC		
TMR[0–4] See the GPIO connectivity guidelines in this table.			
TMS	GND		
TRST	GND		
URXD	See the GPIO connectivity guidelines in this table.		
UTXD	See the GPIO connectivity guidelines in this table.		
V _{DDIO}	3.3 V		
Note: When using I/O multiplexing mode 5 or 6, tie the TDM7TSYN/PCI_AD4 signal (ball number AC9) to GND.			

Table 70. Connectivity of Individual Pins When They Are Not Required

Note: For details on configuration, see the *MSC8144E Reference Manual*. For additional information, refer to the *MSC8144 Design Checklist* (AN3202).

3.5 External DDR SDRAM Selection

TBD

4 Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Package Type	Spheres	Core Voltage	Operating Temperature	Core Frequency (MHz)	Order Number
MSC8144E	Flip Chip Plastic Ball Grid Array (FC-PBGA)	Lead-free	1.0 V	–40° to 105°C	800	TBD
				0° to 90°C	1000	TBD

5 Package Information



Figure 45. MSC8144E Mechanical Information, 783-ball FC-PBGA Package

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

6 **Product Documentation**

- *MSC8144E Technical Data Sheet* (MSC8144E). Details the signals, AC/DC characteristics, clock signal characteristics, package and pinout, and electrical design considerations of the MSC8144E device.
- *MSC8144E Reference Manual* (MSC8144ERM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC8144E device.
- *SC3400 DSP Core Reference Manual*. Covers the SC3400 core architecture, control registers, clock registers, program control, and instruction set.
- *MSC8144 SC3400 DSP Core Subsystem Reference Manual.* Covers core subsystem architecture, functionality, and registers.

7 Revision History

Table 71 provides a revision history for this data sheet.

Table 71. Document Revision History

Revision	Date	Description	
0	June. 2007	Initial public release.	
0	June. 2007 Sep 2007	 Initial public release. Updated M3 voltage range in Table 3. Changed note in Table 7 for PLL power supplies. DDR voltage designator changed from V_{DD} to V_{DDDDR} in Table 8, Table 10, Section 2.7.4.1, Section 2.7.4.2, and Figure 11. Changed range on I_{OZ} in Table 8 and Table 10. Deleted text before Table 13 and added note 2 to input pin capacitance. Deleted text before Table 14, added a 1 to the note, and added note 1 to input pin capacitance. Deleted Section 2.6.5 on page 32 and renumbered subsequent subsections. Deleted text before new Section 2.6.5.1. Added a 1 to the note in Table 15 and added note 1 to input pin capacitance. Deleted ac voltage rows from Table 16. Added note 1 to input pin capacitance. Changed output high and low voltage levels in Table 17 and Table 18. Deleted text before Table 19. Added clock skew ranges in percent in Table 21. Changed V_{DD} to V_{DDDGE} in Table 41. Updated note 2. Added note 4 to Table 42. Changed t_{TDMSHOX} value. Changed the value of the data to clock out skew in Table 51. Changed EE pin timing in Table 55. Changed EE pin timing in Table 55. Changed the head for the JTAG timing section, now Section 2.7.14. 	
		 Updated JTAG timing for TCK cycle time, TCK high phase, and boundary scan input data hold time in Table 55. Added new Section 3.3 with guidelines for board layout for clock and timing signals. Renumbered subsequent sections. 	
2	Sep 2007	 Changed leakage current values in Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, and Table 19 from -10 and 10 μa to -30 and 30 μa. Change the minimum value of t_{MDDVKH} in Table 45 from 5 ns to 7 ns. Updated note 1 in Table 45. 	
3	Oct 2007	 Corrected column numbering in Figure 3 and Figure 4. Updated SPI signal names in Table 1. 	
4	Oct 2007	Updated SPI signal names in Table 1.	

Table 71.	Document	Revision	History
-----------	----------	----------	---------

Revision	Date	Description
5	Dec 2007	 Changed minimum voltage level for V_{DDM3} to 1.213 (1.25 – 3%) in Table 3. Added POS to titles in Section 2.6.6. Added additional signals to titles in Section 2.6.8. Added high and low voltage ranges to Table 19. Added ATM and POS to headings in Section 2.7.11. Changed characteristics to generic input/output in Table 52, Figure 33, and Figure 34. Replaced Sections 2.7.13 and 2.7.14 with new Section 2.7.13. Renumbered subsequent sections, tables, and figures. Added POS to all UTOPIA references in Section 3.4.5.
6	Dec 2007	Changed GCR4 program value to 0x0004C130 in Note 7 in Table 51.

Revision History

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

mp://www.neeseale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC8144E Rev. 6 12/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™], the Freescale logo, CodeWarrior, StarCore, and QUICC Engine are trademarks of Freescale Semiconductor, Inc. RapidIO is a registered trademark of the RapidIO Trade Association. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007. All rights reserved.

