

54LS181/DM74LS181 **4-Bit Arithmetic Logic Unit**

General Description


The 'LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.

Features

- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

Connection Diagram

Dual-in-Line Package



TL/F/9821~1

Order Number 54LS181DMQB, 54LS181FMQB or DM74LS181N See NS Package Number J24A, N24A or W24C

Pin Names	Description
Ā0-Ā3	Operand Inputs (Active LOW)
<u>B</u> 0− <u>B</u> 3	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
M	Mode Control Input
C _n	Carry Input
F0-F3	Function Outputs (Active LOW)
A = B	Comparator Output
G	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
C _{n+4}	Carry Output

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS181			DM74LS181			Units
	raidiletei	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
IOH	High Level Output Current			-0.4			-0.4	mA
loL	Low Level Output Current			4			8	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	54LS	2.5			٧
Voltage	Voltage	V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max,	54LS			0.4	
	Voltage	V _{IH} = Min	DM74		0.35	0.5	v
_		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V	M input A _n , B S _n C _n			0.1 0.3 0.4 0.5	mA
l _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V	Ā _n , B _n S _n C _n			20 60 80 100	μΑ
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Ā _n , B̄ _n S _n C _n			-0.4 -1.2 -1.6 -2.0	mA
los	Short Circuit	V _{CC} = Max	54LS	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	
Icc	Supply Current	$V_{CC} = Max, \overline{B}_n, C_n = GND$	54LS			35	mA
		S_n , M, $\overline{A}_n = 4.5V$	DM74			37	""

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

			54LS/I	Units	
Symbol	Parameter	Conditions	C _L =		
			Min	Max]
^t PLH ^t PHL	Propagation Delay C _n to C _{n+4}	M = GND		27 20	ns
t _{PLH} t _{PHL}	Propagation Delay C _n to F	M = GND		26 20	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B to G (Sum)	M, S ₁ , S ₂ = GND; S ₁ , S ₃ = 4.5V		29 23	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B to G (Diff)	M, S ₀ , S ₃ = GND; S ₁ , S ₂ = 4.5V		32 26	пѕ
t _{PLH} t _{PHL}	Propagation Delay Ā or B̄ to P̄ (Sum)	M, S_1 , $S_2 = GND$; S_0 , $S_3 = 4.5V$		30 30	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{P} (Diff)	M, S ₀ , S ₃ = GND; S ₁ , S ₂ = 4.5V		30 33	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i (Sum)	M, S ₁ , S ₂ = GND; S ₀ , S ₃ = 4.5V		32 25	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i (Diff)	$M, S_0, S_3 = GND;$ $S_1, S_2 = 4.5V$		32 33	ns
t _{PLH} t _{PHL}	Propagation Delay Ā or B to F (Logic)	M = 4.5V		33 29	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to C_{n+4} (Sum)	M, S ₁ , S ₂ = GND; S ₀ , S ₃ = 4.5V		38 38	ns
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to C_{n+4} (Diff)	$M, S_0, S_3 = GND;$ $S_1, S_2 = 4.5V$		41 41	ns
tpLH tpHL	Propagation Delay \overline{A} or \overline{B} to $A = B$	$M, S_0, S_3 = GND;$ $S_1, S_2 = 4.5V;$ $R_L = 2 k\Omega \text{ to } 5.0V$		50 62	ns

Symbol	Input Under		r Input ne Bit	Other D	ata Inputs	Output Under Test	
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND		
t _{PLH} t _{PHL}	Ā	B _i	None	Remaining Ā and B	C _n	Fi	
t _{PLH} t _{PHL}	B _i	Ā	None	Remaining Ā and B	C _n	Fi	
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	P	
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining Ā and B, C _n	P	
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ã, C _n	G	
t _{PLH} t _{PHL}	B	None	Ā	Remaining B	Remaining Ā, C _n	G	
t _{PLH} t _{PHL}	Ā	None	B	Remaining B	Remaining Ā, C _n	C _{n+4}	
tpLH tpHL	B	None	Ā	Remaining B	Remaining Ā, C _n	C _{n+4}	
t _{PLH}	C _n	None	None	All Ā	All B	Any F or C _{n+4}	
iff Mode	Test Tabl	e II Fu	nction Inpu	Its S1 = S2 = 4.5\	V, S0 = S3 = M = 0V		
Symbol	Input Under	Othe	Other Input Same Bit		Other Data Inputs		
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Under Test	
t _{PLH} t _{PHL}	Ā	None	B	Remaining Ā	Remaining B, C _n	Fi	
t _{PLH} t _{PHL}	B	Ā	None	Remaining Ā	Remaining B, C _n	Fi	
tplH tpHL	Ā	None	B	None	Remaining Ā and B, C _n	P	
t _{PLH} t _{PHL}	B	Ā	None	None	Remaining Ā and B, C _n	P	
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	G	
t _{PLH} t _{PHL}	B	None	Ā	None	Remaining \overline{A} and \overline{B}, C_n	G	
t _{PLH}	Ā	None	B	Remaining Ā	Remaining B, C _n	A = B	
t _{PHL}					T	i	
	B	Ā	None	Remaining Ā	Remaining B, C _n	A = B	
t _{PLH}	B	Ā	None None			$A = B$ C_{n+4}	

ogic Mode Test Table III Function Inputs s₁ = s₂ = M = 4.5V, s₀ = s₃ = ov								
Symbol	Input Under	Other Input Same Bit		Other Data Inputs		Output		
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	- Under Test		
t _{PLH} t _{PHL}	Ā	B	None	None	Remaining Ā and B, C _n	Any F		
tplH tpHL	B	Ā	None	None	Remaining Ā and B, C _n	Any F		

Functional Description

The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0-S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the ADD mode, P indicates that F is 15 or more, while G indicates that F is 16 or more. In the SUBTRACT mode, P indicates that F is zero or less, while G indicates that F is less than zero. \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead pack-

age is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Function Table


<u>.</u>	Mode Select Inputs				LOW Operands F _n Outputs		HIGH Operands Fn Outputs
S 3	S2	S1	S0	Logic (M = H)	Arithmetic** $(M = L) (C_n = L)$	Logic (M = H)	Arithmetic** (M = L) (C _n = H)
L	L	L	L	Ā	A minus 1	Ā	Α
L	L	L	Н	ĀB	AB minus 1	$\overline{A + B}$	A + B
L	L	Н	L	$\overline{A + B}$	AB minus 1	ĀB	A + B
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1
L	н	L	L	A + B	A plus (A $+ \overline{B}$)	AB	A plus AB
L	Н	L	Н	B	AB plus $(A + \overline{B})$	B	(A + B) plus AB
L	Н	Н	L	A ⊕ B	A minus B minus 1	A ® B	A minus B minus 1
L	Н	Н	Н	A + B	A + B	ΑĒ	AB minus 1
Н	L	L	L	ĀB	A plus (A + B)	Ā + B	A plus AB
Н	L	L	Н	A # B	A plus B	A ⊕ B	A plus B
Н	L	Н	L	В	AB plus (A + B)	В	(A + B) plus AB
Н	L	Н	Н	A + B	A + B	AB	AB minus 1
н	Н	L	L	Logic 0	A plus A*	Logic 1	A plus A*
H	Н	Ļ	Н	AB	AB plus A	$A + \overline{B}$	(A + B) plus A
Н	Н	Н	L	AB	AB minus A	A + B	$(A + \overline{B})$ plus A
Н	Н	Н	Н	A	Α	Α	A minus 1

^{*}Each bit is shifted to the next move significant position.

^{**}Arithmetic operations expressed in 2s complement notation.


Logic Symbols

Active High Operands



TL/F/9821-3

Active Low Operands



TL/F/9821-4

