

PAL20RA10 Programmable Array Logic (PAL®)

General Description

The PAL20RA10 is a new member of National's broad PAL family. It provides several new features which will dramatically benefit PAL users. National Semiconductor's advanced Schottky TTL process with titanium tungsten fusible links is used in manufacturing the RA (Registered Asynchronous) devices.

Programmable logic devices provide convenient solutions for a wide variety fo application-specific functions, including random logic, custom decoders, state machines, etc. By programming the programmable cells to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy.

The PAL20RA10 is made up of ten Output Logic Macro Cells (OLMC). Four AND array outputs feed into the fixed OR-gate for each OLMC to generate the device's output functions. Four other AND array outputs are used for control functions in the OLMC. With a robust mixture of logic de-


rived controlled functions and selectable output data paths, the PAL20RA10 provides an ideal solution for registered random logic applications.

This device is housed in a 24-pin 300 mil DIP. A 28-pin PCC package is also available. It can be programmed by most PAL programmers.

Features

- Programmable asynchronous set and reset
- Individually programmable clocks
- Programmable and hard-wired TRI-STATE® outputs
- Programmable output polarity
- Registers can be bypassed individually
- Register preload guarantees testability
- Outputs can be reconfigured as inputs
- Power-up reset for registered outputs
- Fully supported by National PLAN™ development software
- A variety of JEDEC-compatible programming equipment and design development software available
- Security fuse prevents direct copying of logic patterns

Block Diagram—PAL20RA10



Absolute Maximum Ratings (Note 1)

Input Voltage

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

OperatingProgrammingSupply Voltage VCC7.0V12.0V

7.0V 12.0V 5.5V 22.0V Off-State Output Voltage Storage Temperature Programming 12.0V --65°C to + 150°C

−65°C to +150°C 1000V

Operating

5.5V

ESD Tolerance (Note 2) $C_{ZAP} = 100 \text{ pF}$ $R_{ZAP} = 1500\Omega$

Test Method: Human Body Model Test Specification: NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter		Military			C	11-14-		
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating Free-Air Temperature		-55			0		75	°C
T _C	Operating Case Temperature				125				°C
tw	Pulse Width of Clocking Input (High/Low)		25	13		20	13		ns
t _{WP}	Pulse Width of Preload (PL) Input (Low)		45	15		35	15		ns
tsu	Setup Time from Input or Feedback to Clocking Input		25	10		20	10		ns
t _{SUP}	Setup Time from Input to PL High		30	5		25	5		ns
tH	Hold Time of Input after Clocking Input	Polarity Fuse Intact	10	-2		10	-2		
		Polarity Fuse Blown	0	-6		0	-6		ns
t _{HP}	Hold Time of Input after PL High		30	5		25	5		ns
fCLK	Clock Frequency	With Feedback	**		16.6			20	MHz
	(Note 3)	Without Feedback	T		20			25	MHz

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Condition		Min	Тур	Max	Units	
V _{IL}	Low-Level input Voltage	(Note 4)				0.8	l v	
V _{IH}	High-Level Input Voltage	(Note 4)		2.0			V	
V _{IC}	Input Clamp Voltage	V _{CC} = Min	$I_{\rm I}=-18~{\rm mA}$		-0.8	-1.5	V	
I _{IL}	Low-Level Input Current	V _{CC} = Max	$V_1 = 0.4V$		-0.02	-0.25	mA	
I _{IH}	High-Level Input Current	V _{CC} = Max	V _I = 2.4V			25	μА	
11	Maximum Input Current	V _{CC} = Max	$V_1 = 5.5V$			100	μΑ	
V _{OL}	Low-Level Output Voltage	V _{CC} = Min	I _{OL} = 8 mA		0.3	0.5	V	
V _{OH}	High-Level Output Voltage	V _{CC} = Min	I _{OH} : Mil-2 mA Com-3.2 mA	2.4	2.8		V	
loz	Off-State Output Current	V _{CC} = Max	(Note 5) V _O = 0.4V or 2.4V	-100		100	μА	
los	Output Short-Circuit Current	V _{CC} = 5V	(Note 6) V _O = 0V	-30	-70	-130	mA	
Icc	Supply Current	V _{CC} = Max			155	200	mA	

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 are connected directly to the security fuses, and, although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 3: f_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.

f_{CLK} without feedback is derived as (2t_W)-1.

Note 4: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 5: I/O leakage as the worst case of I_{OZX} or I_{IX_i} e.g. I_{IL} and I_{OZL} .

Note 6: During IOS measurement, only one output at a time should be grounded. Permanent damage otherwise may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter		Test Conditions	Military			Commercial			Units
				Min	Тур	Max	Min	Тур	Max	
t _{PD}	Input or Feedback to Combinatorial Output	Polarity Fuse Intact	C _L = 50 pF, S1 Closed		20	35		20	30	ns ns
		Polarity Fuse Blown			25	40		25	35	
t _{CLK}	Clock Input to Registered Output or Feedback		C _L = 50 pF, S1 Closed	10	17	35	10	17	30	ns
ts	Asynchronous Set Input to Registered Output Low				22	40		22	35	ns
t _R	Asynchronous Reset Input to Registered Output High				27	45		27	40	ns
t _{PZXG}	G Pin to Output Enabled		C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		10	25		10	20	ns
t _{PXZG}	র Pin to Output Disabled		$C_L = 5 \text{ pF},$ From V_{OH} : S1 Open, From V_{OL} : S1 Closed		10	25		10	20	ns
t _{PZXI}	Input to Output Enabled via Product Term		C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		18	35		18	30	ns
t _{PXZ1}	Input to Output Disabled via Product Term		$C_L = 5 \text{ pF},$ From V_{OH} : S1 Open, From V_{OL} : S1 Closed		15	35		15	30	ns
tRESET	Power-Up to Register Output High	ed			600	1000		600	1000	ns

Schematic of Inputs and Outputs





Test Load





TL/L/8702-3

Test Waveforms










Notes:

 $V_T = 1.5V$


 $\mathbf{C}_{\mathbf{L}}$ includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



Power-Up Reset Waveform



*The clock input should not be switched from low to high until after time t_{RESET}.

Functional Description

The PAL20RA10 logic array consists of 20 complementary input lines and 80 product-term lines with a programmable fuse link at each intersection (3200 fuses). The product terms are organized into ten groups of eight each. Four of the eight product terms in each group connect into an ORgate to produce the sum-of-products logic function. The remaining four product terms in each group are used for control functions in the Output Logic Macro Cell (OLMC) as shown in *Figure 1*.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term and the resulting logic function would be held in the high state.

PROGRAMMABLE SET AND RESET

In each cell, two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic 1, the output pin becomes a 0. If the reset product line is high, the register output becomes a logic 0, the output pin becomes a 1. The operation of the programmable set and reset overrides the clock.

INDIVIDUALLY PROGRAMMABLE REGISTER BYPASS

If both the set and reset product lines are high, the sum-ofproducts bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

PROGRAMMABLE CLOCK


One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others.

Functional Description (Continued)

PROGRAMMABLE AND HARD-WIRED TRI-STATE OUTPUTS

The PAL20RA10 provides a product term dedicated to output control. There is also an output control pin (Pin 13). The output is enabled if both the output control pin is low and the output control product term is HIGH. If the output control pin is high all outputs will be disabled or if an output control product term is low, then that output will be disabled.

OUTPUT CONTROL ALTERNATIVES




PROGRAMMABLE OUTPUT POLARITY

The outputs can be programmed either active-low or active-high. This is represented by the exclusive-or gates shown in the PAL20RA10 Logic Diagram. When the output polarity fuse is blown, the lower input to the exclusive-or gate is high, so the output is active-high. Similarly, when the output polarity fuse is intact, the output is active-low. The programmable output polarity features allows the user a higher degree of flexibility when writing equations.

POWER-UP RESET

The PAL20RA10 device resets all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.




As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

CLOCK FREQUENCY SPECIFICATION

The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e., based only on external inputs), the minimum required cycle period (f_{CLK}-1 without feedback) is defined as the greater of the minimum clock period (tw high + tw low) and the minimum "data window" period (t_{SU} + t_H). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}-1 with feedback) is defined as t_{CLK} + tsu. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the inputs to the registers before the end of each cycle.


Functional Description (Continued)

Typical Registered Logic Function Without Feedback



TL/L/8702-32

Typical Registered Logic Function With Feedback



TL/L/8702-33






FIGURE 1. "RA" Output Logic Macrocell Logic Diagram

TL/L/8702-34




28-Lead PLCC Connection Diagram



Note: For availability of old (Non-JEDEC) pinout, please contact your local National Semiconductor sales representative or distributor.

Output Register Preload

Register preload allows any arbitrary state to be loaded into the PAL output registers. This allows complete logic verification, including states that are impossible or impractical to reach. To use the preload feature, first disable the outputs by bringing \overline{OE} high, and present the data at the output pins. A low-level on the preload pin (\overline{PL}) will then load the data into the registers.



TL/L/8702-37

Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format en-


Design Development Support (Continued)

sures that the resulting fuse-map files can be down-loaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL20RA10 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



Logic Diagram—PAL20RA10 DIP PIN NUMBERS INPUT LINE NUMBERS DIP PIN NUMBERS **V**25/ 40 -24 60 -120 160 -23 240 -280 -3200 320 -360 400 -440 480 -520 560 -22 600 <u></u> 3201 640 -680 720 -760 800 -880 -920 -3202 1080 1040 -1160 1240 1240 20 블 3203 1320 1280 - 19 1640 1600 -1720 1680 -1880 1800 18 블 3205 1960 1920 -2040 2040 2120 2160 — 2200 2160 - 17 2280 2240 2360 2320 -2440 2400 -2520 2480 — - 16 3207 2600 2560 2680 2640 -2760 2760 2840 2800 — - 15 10 2920 2880 3000 2960 -3080 3040 -٩٥٥ 3160 3120 14 12 4 - 13 TL/L/8702-15 JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.