

# LR38620

Timing Generator IC for  
4 200 k-pixel CCD


## DESCRIPTION

The LR38620 is a CMOS timing generator IC which generates timing pulses for driving 4 200 k-pixel CCD area sensor and processing pulses.


## FEATURES

- Designed for 1/1.8-type 4 200 k-pixel CCD area sensor
- Frequency of driving horizontal CCD : 24.54545 MHz
- In monitoring mode, it can be obtained 30 fields/s
- External shutter control function with serial data input is possible
- +3.3 V and +4.5 V power supplies
- Package :  
48-pin QFP (P-QFP048-0707) 0.5 mm pin-pitch












## PIN CONNECTIONS

















## BLOCK DIAGRAM



## PIN DESCRIPTION

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION
1	GND	—	—	Ground	A grounding pin.
2	OFDC	O3MR1		Control pulse output for OFD voltage	A pulse to control OFD voltage.
3	OFDX	O3MR1		OFD pulse output	A pulse that sweeps the charge of the photo-diode for the electronic shutter. Connect to OFD pin of the CCD through the vertical driver IC and DC offset circuit. Held at H level in normal mode.
4	V1X	O3MR1		Vertical transfer pulse output 1	A vertical transfer pulse for the CCD. Connect to V1X pin of vertical driver IC.
5	VH1AX	O3MR1		Readout pulse output 1A	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH1AX pin of vertical driver IC.
6	VH1BX	O3MR1		Readout pulse output 1B	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH1BX pin of vertical driver IC.
7	V2X	O3MR1		Vertical transfer pulse output 2	A vertical transfer pulse for the CCD. Connect to V2X pin of vertical driver IC.
8	V3X	O3MR1		Vertical transfer pulse output 3	A vertical transfer pulse for the CCD. Connect to V3X pin of vertical driver IC.
9	VH3AX	O3MR1		Readout pulse output 3A	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH3AX pin of vertical driver IC.
10	VH3BX	O3MR1		Readout pulse output 3B	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH3BX pin of vertical driver IC.
11	V4X	O3MR1		Vertical transfer pulse output 4	A vertical transfer pulse for the CCD. Connect to V4X pin of vertical driver IC.
12	GND	—	—	Ground	A grounding pin.
13	VDD3	—	—	Power supply	Supply of +3.3 V power.
14	VDD3	—	—	Power supply	Supply of +3.3 V power.
15	PBLK	O3MR1		Pre-blanking pulse output	<p>A pulse for pre-blanking. This pulse is controlled by serial data BLKCNT.</p> <p>BLKCNT = H; This pulse stays low during the absence of effective pixels within the vertical blanking or during the sweepout signal.</p> <p>BLKCNT = L; Continuous pulse</p> <p>The output phase of PBLK is selected by serial data.</p>

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION
16	BCPX	O3MR1		Optical black clamp pulse output	A pulse to clamp the optical black signal. This pulse is controlled by serial data BCPCNT. BCPCNT = H; This pulse stays high during the absence of effective pixels within the vertical blanking or during the sweepout signal. BCPCNT = L; This pulse stays high during the sweepout signal.
17	CLPX	O3MR1		Clamp pulse output	A pulse to clamp the dummy outputs of the CCD signal. This pulse stays high during the sweepout period.
18	ADCK	O6M32		AD clock output	An output pin for AD converter. The output phase of ADCK is selected by serial data in 90° steps.
19	FCDS	O6M32		CDS pulse output 1	A pulse to clamp the feed-through level for the CCD. The output phase and output polarity of FCDS are selected by serial data.
20	FS	O6M32			
21	SHTR	O3MR1		Trigger output	A trigger pulse for effective signal period.
22	ID	O3MR1		Line index pulse output	The pulse is used in the color separator. The signal switches between high and low at every line.
23	VDD3	—	—	Power supply	Supply of +3.3 V power.
24	VDD3	—	—	Power supply	Supply of +3.3 V power.
25	GND	—	—	Ground	A grounding pin.
26	CKI	OSCI3	—	Clock input	An input pin for reference clock oscillation. The frequency is 49.0909 MHz.
27	CKO	OSCO3	—	Clock output	An output pin for reference oscillation. The output is the inverse of CKI (pin 26).
28	CLK	O6M32		Clock output	An output pin to generate HD and VD pulses. The frequency is 24.54545 MHz.
29	DCLK	O6M32		Clock output	An output pin for DSP IC. The frequency is 24.54545 MHz. The output phase of DCLK is selected by serial data in 90° steps.
30	VD	IC3		Vertical reference pulse input	An input pin for reference of vertical pulse. Connect to VD pin of DSP IC.
31	HD	IC3		Horizontal drive pulse input	An input pin for reference of horizontal pulse. Connect to HD pin of DSP IC.
32	ED <sub>0</sub>	ICSD3	—	Strobe pulse input	An input pin for the strobe pulse, to control the functions of LR38620. For details, see " <b>Serial Data Control</b> ".
33	ED <sub>1</sub>	ICSD3	—	Shift register clock input	An input pin for the clock of the shift register, to control the functions of LR38620. For details, see " <b>Serial Data Control</b> ".

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION
34	ED <sub>2</sub>	ICSD3	—	Shift register data input	An input pin for the data of the shift register, to control the functions of LR38620. For details, see " <b>Serial Data Control</b> ".
35	TST <sub>1</sub>	ICD3	—	Test pin 1	A test pin. Set open or to L level in normal mode.
36	GND	—	—	Ground	A grounding pin.
37	VDD <sub>4</sub>	—	—	Power supply	Supply of +4.5 V power.
38	VDD <sub>4</sub>	—	—	Power supply	Supply of +4.5 V power.
39	ACLX	ICU <sub>4</sub>	—	All clear input	An input pin for resetting all internal circuit at power-on. Connect to VDD <sub>3</sub> through the diode and GND through the capacitor.
40	FH <sub>1</sub>	O8M43		Horizontal transfer pulse output 1	A horizontal transfer pulse for the CCD. Connect to $\phi_{H1}$ pin of the CCD.
41	GND	—	—	Ground	A grounding pin.
42	GND	—	—	Ground	A grounding pin.
43	FH <sub>2</sub>	O8M43		Horizontal transfer pulse output 2	A horizontal transfer pulse for the CCD. Connect to $\phi_{H2}$ pin of the CCD.
44	FR	O8M43		Reset pulse output	A pulse to reset the charge of output circuit. The output phase of FR is selected by serial data.
45	TST <sub>2</sub>	ICD <sub>4</sub>	—	Test pin 2	A test pin. Set open or to L level in normal mode.
46	TST <sub>3</sub>	ICD <sub>4</sub>	—	Test pin 3	A test pin. Set open or to L level in normal mode.
47	VDD <sub>4</sub>	—	—	Power supply	Supply of +4.5 V power.
48	VDD <sub>4</sub>	—	—	Power supply	Supply of +4.5 V power.

IC3 : Input pin (CMOS level)

ICD3 : Input pin (CMOS level with pull-down resistor)

ICSD3 : Input pin (CMOS schmitt-trigger level with pull-down resistor)

ICD<sub>4</sub> : Input pin (CMOS level with pull-down resistor)

ICU<sub>4</sub> : Input pin (CMOS level with pull-up resistor)

O3MR1 : Output pin (output high level is VDD<sub>3</sub>.)

O6M32 : Output pin (output high level is VDD<sub>3</sub>.)


O8M43 : Output pin (output high level is VDD<sub>4</sub>.)

OSCI3 : Input pin for oscillation

OSCO3 : Output pin for oscillation

## Serial Data Control

### SERIAL DATA INPUT TIMING



ED2 is shifted by the rising edge of ED1, and is latched by the pulse #1 which is generated after 122 to 162 ns delay from the rising edge of ED0. (See Fig. 2.)

The latched serial data are divided into two types by the data of D00, and are relatched by the pulse #2 which is generated after 203 to 243 ns delay from the rising edge of ED0. (See Fig. 1.)

INMD is effective at the start of #3 horizontal line, and shutter control data are effective at the start of #11 horizontal line in monitoring mode and #93 horizontal line in still mode, and other data are effective at pulse #2.

ED0 should be at low level during data inputs of ED1 and ED2 or while ACLX is at low level.




Fig. 1 Data Latch Timing




Fig. 2 Input Pulse Timing of ED0, ED1 and ED2

## SERIAL DATA INPUTS

D00 = L

DATA	NAME	FUNCTION	DATA = L	DATA = H	AT ACLX = L
D01-D09	SDV0-SDV8	Integration time control in field period step by horizontal period.	—		All L
D10-D15	SDH0-SDH5	Dummy	Fix to L level		All L
D16	SDF0	Integration time control by field period.	—		All L
D17	SDF1				
D18	SDF2				
D19	SMD	Electronic shutter mode control	—		L
D20	PWSA	Power save control	Normal	Power save	L
D21	INMD	Integration mode control	Monitoring	Still	L
D22	Dummy	Dummy	Fix to L level		L
D23	Dummy	Dummy	Fix to L level		L
D24	VHCNT	VH1AX to VH3BX control	Output	Held at H level	L

D00 = H

DATA	NAME	FUNCTION	DATA = L	DATA = H	AT ACLX = L
D01	ML1	Phase control	—		All L
D02	ML2		—		All L
D03	MR1				
D04	MR2				
D05	MR3		—		All L
D06	MC1				
D07	MC2				
D08	MC3		—		All L
D09	MS1				
D10	MS2				
D11	MS3		—		All L
D12	MD1				
D13	MD2				
D14	MD3				
D15	MA1		—		All L
D16	MA2				
D17	Dummy	Dummy	Fix to L level		All L
D18	Dummy				
D19	Dummy				
D20	MP1	Phase control	—		All L
D21	MP2				
D22	PLCH	Polarity control of FCDS and FS pulses	Negative	Positive	L
D23	BLKCNT	PBLK control	Continuous	Discontinuous	L
D24	BCPCNT	BCPX control	Continuous	Discontinuous	L

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	VDD3, VDD4	−0.3 to +5.5	V
Input voltage	VI3	−0.3 to VDD3 + 0.3	V
	VI4	−0.3 to VDD4 + 0.3	V
Output voltage	VO3	−0.3 to VDD3 + 0.3	V
	VO4	−0.3 to VDD4 + 0.3	V
Operating temperature	TOPR	−20 to +70	°C
Storage temperature	TSTG	−55 to +150	°C

## ELECTRICAL CHARACTERISTICS

### DC Characteristics

(VDD3 = 3.3±10%, VDD4 = 4.5±10%, TOPR = −20 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL3-1				0.2VDD3	V	1, 2
Input "High" voltage	VIH3-1		0.8VDD3			V	
Input "Low" voltage	VIL3-2	Schmitt-buffer	0.2VDD3			V	3
Input "High" voltage	VIH3-2				0.75VDD3	V	
Hysteresis voltage	VT+ − VT−		0.14VDD3			V	
Input "Low" voltage	VIL4				0.2VDD4	V	4, 5
Input "High" voltage	VIH4		0.8VDD4			V	
Input "Low" current	IIL3-1	VI = 0 V			1.0	μA	1
Input "High" current	IIH3-1	VI = VDD3			1.0	μA	
Input "Low" current	IIL3-2	VI = 0 V			3.0	μA	2, 3
Input "High" current	IIH3-2	VI = VDD3	8.0		100	μA	
Input "Low" current	IIL4-1	VI = 0 V	20		300	μA	4
Input "High" current	IIH4-1	VI = VDD4			5.0	μA	
Input "Low" current	IIL4-2	VI = 0 V			5.0	μA	5
Input "High" current	IIH4-2	VI = VDD4	20		300	μA	
Output "Low" voltage	VOL3-1	IOL = 3 mA			0.4	V	6
Output "High" voltage	VOH3-1	IOH = −2.5 mA	VDD3 − 0.5			V	
Output "Low" voltage	VOL3-2	IOL = 12 mA			0.4	V	7
Output "High" voltage	VOH3-2	IOH = −10 mA	VDD3 − 0.5			V	
Output "Low" voltage	VOL4	IOL = 20 mA			0.4	V	8
Output "High" voltage	VOH4	IOH = −20 mA	VDD4 − 0.5			V	

### NOTES :

1. Applied to inputs (IC3, OSCI3).
2. Applied to input (ICD3).
3. Applied to input (ICSD3).
4. Applied to input (ICU4).
5. Applied to input (ICD4).
6. Applied to outputs (OSCO3, O3MR1). (Output (OSCO3) measures on condition that input (OSCI3) level is 0 V or VDD3.)
7. Applied to output (O6M32).
8. Applied to output (O8M43).



**48 QFP (P-QFP048-0707)**

Mechanical drawing of the P-0.5TYP. package. The package is square with pins on all four sides. Dimensions are given in millimeters. Pin numbers 1 through 48 are indicated. A circular feature is present on the bottom-left corner of the package body. A symbol on the left indicates a tolerance of 0.08 mm.

