




▼ Simple Drive Requirement

▼ Lower Gate Charge

▼ Fast Switching Characteristic




BV_{DSS}	80V
$R_{DS(ON)}$	45mΩ
I_D	5.3A

Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SO-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	80	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current ³	5.3	A
$I_D @ T_A=100^\circ C$	Continuous Drain Current ³	3.4	A
I_{DM}	Pulsed Drain Current ¹	50	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation	2.5	W
	Linear Derating Factor	0.02	W/°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Thermal Resistance Junction-ambient ³	Max. 50	°C/W



Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=1\text{mA}$	80	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}, I_D=1\text{mA}$	-	0.073	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_D=5.3\text{A}$	-	-	45	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=3.0\text{A}$	-	-	50	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\text{\mu A}$	1	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_D=5\text{A}$	-	9	-	S
I_{DSS}	Drain-Source Leakage Current ($T_j=25^\circ\text{C}$)	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	\mu A
	Drain-Source Leakage Current ($T_j=70^\circ\text{C}$)	$V_{\text{DS}}=64\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	\mu A
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}= \pm 20\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_D=5\text{A}$	-	19	30	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=64\text{V}$	-	5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=4.5\text{V}$	-	10	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time ²	$V_{\text{DS}}=40\text{V}$	-	11	-	ns
t_r	Rise Time	$I_D=1\text{A}$	-	6	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_G=3.3\Omega, V_{\text{GS}}=10\text{V}$	-	36	-	ns
t_f	Fall Time	$R_D=40\Omega$	-	22	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	1710	2730	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=25\text{V}$	-	135	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	98	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=2\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_S=5\text{A}, V_{\text{GS}}=0\text{V},$	-	42	-	ns
Q_{rr}	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	84	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width $\leq 300\text{\mu s}$, duty cycle $\leq 2\%$.
- 3.Surface mounted on 1 in² copper pad of FR4 board ; $125\text{ }^\circ\text{C}/\text{W}$ when mounted on min. copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform