54LS112/DM54LS112A/DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description


This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

Alternate Military/Aerospace device (54LS112) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 54LS112DMQB, 54LS112FMQB, 54LS112LMQB, DM54LS112AJ, DM54LS112AW, DM74LS112AM or DM74LS112AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

		Outputs					
PR	CLR	CLK	J	К	Q	Q	
L	Н	X	Х	Х	Н	L	
l H	L) x	X	x	L	Н	
L	L	X	X	×	H*	H*	
H	Н	↓	L	L	Q ₀	ದ₀	
H	н	↓	н	L	H	L	
H	Н	↓	L	н	اد	Н	
Н	н	↓ ↓	Н	Н	Toggle		
Н	Н	н	Х	X	Q ₀	ີ ດ₀	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

↓ = Negative Going Edge of Pulse

 This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

 $\mathbf{Q}_0 = \mathbf{T}$ he output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

DM54LS and 54LS DM74LS -55°C to +125°C 0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54LS112A			DM74LS112A		
- Cyllison			Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			٧
V _{IL}	Low Level Input	Voltage			0.7			0.8	٧
Юн	High Level Outpo	ut Current			-0.4			0.4	mA
loL	Low Level Outpu	ut Current			4			8	mA
fCLK	Clock Frequency	/ (Note 2)	0		30	0		30	MHz
fCLK	Clock Frequency	/ (Note 3)	0		25	0		25	MHz
t _W F	Pulse Width (Note 2)	Clock High	20			20			ns
		Preset Low	25			25			
	ļ	Clear Low	25			25			1
t _W	Pulse Width	Clock High	25			25			ns
	(Note 3)	Preset Low	30			30			
		Clear Low	30			30			
ts∪	Setup Time (Not	es 1 and 2)	20↓			20 ↓			ns
t _{SU}	Setup Time (Not	es 1 and 3)	25 ↓			25↓			ns
t _H	Hold Time (Note	s 1 and 2)	οţ			01			ns
t _H	Hold Time (Note	s 1 and 3)	5↓			5↓			ns
TA	Free Air Operatii	ng Temperature	-55		125	0		70	·c

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		ľ	
V _{OL} Low Leve	Low Level Output	V _{CC} = Min, I _{OL} = Max V _{IL} = Max, V _{IH} = Min	D M 54		0.25	0.4	v
	Voltage		DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
•	Input Current @ Max	$V_{CC} = Max, V_{\parallel} = 7V$	J, K			0.1	- mA
	Input Voltage		Clear			0.3	
			Preset			0.3	
			Clock			0.4	

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
lін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$	J, K			20	
			Clear			60	
			Preset			60	μΑ
			Clock			80	
I _Ι Γ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$	J, K			-0.4	mA
			Clear			-0.8	
			Preset			-0.8	
			Clock			-0.8	
los	Short Circuit	V _{CC} = Max (Note 2)	DM54	-20		-100	4
	Output Current		DM74	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			4	6	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency		30		25		MHz
tplH	Propagation Delay Time Low to High Level Output	Preset to Q	· · · · · · · · · · · · · · · · · · ·	20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		20	-	28	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V_O = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test

Note 3: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.