


ANALOG MULTIPLEXERS /DEMULTIPLEXERS

DESCRIPTION

The UTC 4052 analog multiplexers is digitally –controlled analog switch. The device feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

FEATURES

- *Triple Diode Protection on Control Inputs
- *Switch Function is Break Before Make
- *Supply Voltage Range=3.0 Vdc to 18 Vdc
- *Analog Voltage Range(VDD-VEE)=3.0 to 18V
Note:VEE must be $\leq V_{ss}$
- *Linearized Transfer Characterisitics
- *Low-noise-12nV/ $\sqrt{\text{Cycle}}$, $f \geq 1.0\text{kHz}$ Typical




ABSOLUTE MAXIMUM RATINGS*¹

PARAMETER	SYMBOL	RATING	UNIT
DC Supply Voltage (Referenced to V_{EE} , $V_{ss} \geq V_{EE}$)	V_{DD}	-0.5 ~ +18.0	V
Input or Output Voltage (DC or Transient) (Referenced to V_{ss} for Control Inputs and V_{EE} for switch I/O)	V_{in}, V_{out}	-0.5 ~ $V_{DD}+0.5$	V
Input Current (DC or Transient) per Control Pin	I_{in}	± 10	mA
Switch Through Current	I_{sw}	± 25	mA
Power Dissipation * ²	P_D	700 500	mW
DIP-16			
SOP-16			
Ambient Temperature Range	T_A	-55 ~ +125	°C
Storage Temperature Range	T_{stg}	-65 ~ +150	°C
Lead Temperature (8-Second Soldering)	T_{LEAD}	260	°C

*1. Maximum Ratings are those values beyond which damage to the device may occur.

*2. Temperature Derating : 7.0 mW/°C From 65°C ~ 125°C



ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	-55°C		25°C			125°C		UNIT
			MIN	MAX	MIN	TYP ³	MAX	MIN	MAX	
SUPPLY REQUIREMENTS (Voltages Referenced to VEE)										
Power Current Per Range	V _{DD}	V _{DD} -3.0 ≥ V _{SS} ≥ V _{EE}	3.0	18	3.0		18	3.0	18	V
Quiescent Current Per Package	I _{DD}	Control Inputs: V _{in} =V _{SS} or V _{DD} , Switch I/O : V _{EE} ≤ V _{I/O} ≤ V _{DD} , and ΔV _{switch} ≤ 500mV ^{*4} V _{DD} =5.0V V _{DD} =10V V _{DD} =15V		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μA
Total Supply Current (Dynamic Plus Quiescent, Per Package)	I _{D(AV)}	TA=25°C only (The channel component, (V _{in} -V _{out}) /R _{on} , is not included.) V _{DD} =5.0V V _{DD} =10V V _{DD} =15V	Typical (0.07μA/kHz)f+I _{DD} (0.20μA/kHz)f+I _{DD} (0.36μA/kHz)f+I _{DD}							μA
CONTROL INPUTS-INHIBIT, A, B, C (Voltages Referenced to Vss)										
Low-Level Input Voltage	V _{IL}	R _{on} =per spec, I _{off} =per spec V _{DD} =5.0V V _{DD} =10V V _{DD} =15V		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V
High-Level Input Voltage	V _{IH}	R _{on} =per spec, I _{off} =per spec V _{DD} =5.0V V _{DD} =10V V _{DD} =15V	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	- - -	V

PARAMETER	SYMBOL	TEST CONDITIONS	-55°C		25°C			125°C		UNIT
			MIN	MAX	MIN	TYP ^{*3}	MAX	MIN	MAX	
Input Leakage Current	I _{in}	V _{DD} =15V, V _{in} =0 or V _{DD}		±0.1		±10 ⁻⁵	±0.1		1.0	μA
Input Capacitance	C _{in}					5.0	7.5			pF
SWITCHES IN/OUT AND COMMONS OUT/IN –X,Y,Z(Voltages Referenced to V_{EE})										
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V _{I/O}	Channel On or Off	0	V _{DD}	0		V _{DD}	0	V _{DD}	V _{pp}
Recommended Static or Dynamic Voltage Across the Switch * ⁴ (Figure 3)	ΔV _{switch}	Channel On	0	600	0		600	0	300	mV
Output Offset Voltage	V _{oo}	V _{in} =0V, No Load				10				μV
ON Resistance	R _{on}	ΔV _{switch} ≤ 500mV * ⁴ V _{in} =V _{IL} or V _{IH} (Control), and V _{in} =0 to V _{DD} (Switch) V _{DD} =5.0V V _{DD} =10V V _{DD} =15V		800 400 220		250 120 80	1050 500 280		1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	V _{DD} =5.0V V _{DD} =10V V _{DD} =15V		70 50 45		25 10 10	70 50 45		135 95 65	Ω
Off-Channel Leakage Current (Figure 8)	I _{off}	V _{DD} =15V, V _{in} =V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel		±100		±0.05	±100		±1000	nA
Capacitance, Switch I/O	C _{I/O}	Inhibit=V _{DD}				10				pF
Capacitance, Common O/I	C _{O/I}	Inhibit=V _{DD}				32				pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}	Pins Not Adjacent Pins Adjacent				0.15 0.47				pF

*3. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

*4. For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn, i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS *5 (CL = 50 pF, TA = 25°C) (VEE ≤ Vss unless otherwise indicated)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP ^{*6}	MAX	UNIT
Propagation Delay Times(Figure 4) Switch Input to Switch Output	tPLH, tPHL	RL=10kΩ VDD-VEE= 5.0, tPLH, tPHL=(0.17 ns/pF) CL+21.5 ns VDD-VEE=10, tPLH, tPHL=(0.08 ns/pF) CL+8.0 ns VDD-VEE=15, tPLH, tPHL=(0.06 ns/pF) CL+7.0 ns		30 12 10	75 30 25	ns
Propagation Delay Times(Figure 4) Inhibit to Output	tPHZ, tPLZ tPZH, tPZL	RL=10kΩ, VEE=Vss Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level VDD-VEE= 5.0 VDD-VEE=10 VDD-VEE=15		300 155 125	600 310 250	ns
Propagation Delay Times(Figure 4) Control Input to Output	tPLN, tPHL	RL=10kΩ, VEE=Vss VDD-VEE= 5.0 VDD-VEE=10 VDD-VEE=15		325 130 90	650 260 180	ns
Second Harmonic Distortion		RL=10kΩ, f=1kHz, Vin=5Vpp, VDD-VEE=10		0.07		%
Bandwidth (Figure 5)	BW	RL=1kΩ, Vin=1/2(VDD-VEE)p-p, CL=50pF, 20 Log (Vout/Vin)=-3dB, VDD-VEE=10		17		MHz
Off Channel Feedthrough Attenuation (Figure 5)		RL=1kΩ, Vin=1/2(VDD-VEE)p-p, Fin=30MHz, VDD-VEE=10		-50		dB
Channel Separation (Figure 6)		RL=1kΩ, Vin=1/2(VDD-VEE)p-p, fin=3.0MHz, VDD-VEE=10		-50		dB
Crosstalk ,Control Input to Common O/I (Figure 7)		R1=1kΩ, RL=10kΩ, Control tTLH=tTHL=20ns ,Inhibit=Vss), VDD-VEE=10		75		mV

*5. The formulas given are for the typical characteristics only at 25 °C.

*6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic

TRUTH TABLE

Control Inputs			ON Switches	
Inhibit	Select			
	B	A		
0	0	0	Y0	X0
0	0	1	Y1	X1
0	1	0	Y2	X2
0	1	1	Y3	X3
1	X	X	None	

* X=Don't Care




Figure 2. Functional Diagram

TEST CIRCUITS




Figure 3. → ΔV Across Switch




Figure 4. Propagation Delay Times, Control and Inhibit to Output

A,B, and C inputs used to turn ON or OFF the switch under tes.




Figure 5. Bandwidth and Off-Channe Feedthrough Attenuation




Figure 6. Channel Separation
(Adjacent Channels Used For Setup)




Figure 7. Crosstalk, Control Input to Common O/I




Figure 8. Off Channel Leakage






Figure 9. Channel Resistance(R_{on}) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS






Figure12. VDD=2.5V, VEE=-2.5V




Figure13 Comparison at 25°C, VDD=-VEE

Figure A illustrates use of the on-chip level converter detailed in Figures 2. The 0 ~ 5 V Digital Control signal is used to directly control a 9 Vp-p analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5\text{ V} = \text{logic high}$ at the control inputs; $V_{SS} = \text{GND} = 0\text{ V} = \text{logic low}$.

The maximum analog signal level is determined by V_{DD} and V_{EE} . The V_{DD} voltage determines the maximum recommended peak above V_{SS} . The V_{EE} voltage determines the maximum swing below V_{SS} . For the example, $V_{DD} - V_{SS} = 5\text{ V}$ maximum swing above V_{SS} ; $V_{SS} - V_{EE} = 5\text{ V}$ maximum swing below V_{SS} . The example shows a $\pm 4.5\text{ V}$ signal which allows a 1/2 volt margin at each peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{EE} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{EE} .

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE} . For example, $V_{DD} = +10\text{ V}$, $V_{SS} = +5\text{ V}$, and $V_{EE} = -3\text{ V}$ is acceptable. See the Table below.




Figure A. Application Example




Figure B.External Germanium or Schottky Clipping Diodes

POSSIBLE SUPPLY CONNECTIONS

VDD IN VOLTS	VSS IN VOLTS	VEE IN VOITS	CONTROL INPUTS LOGIC HIGH/LOGIC LOW IN VOLTS	MAXIMUM ANALOG SIGNAL RANGE IN VOLTS
+8	0	-8	+8/0	+8 ~ -8=16Vp-p
+5	0	-12	+5/0	+5 ~ -12=17Vp-p
+5	0	0	+5/0	+5 ~ 0=5Vp-p
+5	0	-5	+5/0	+5 ~ -5=10Vp-p
+10	+5	-5	+10/+5	+10 ~ -5=15Vp-p