

MC100EP809

3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTTL Clock Select and Enable

The MC100EP809 is a low skew 1-to-9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are differential HSTL or PECL and they are selected by the CLK_SEL pin which is LVTTTL. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable (OE), which is LVTTTL, is synchronous ensuring the outputs will only be enabled/disabled when they are already in LOW state (See Figure 8).

The MC100EP809 guarantees low output-to-output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. The MC100EP809 output structure uses open emitter architecture and will be terminated with 50 Ω to ground instead of a standard HSTL configuration (See Figure 6). To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into 50 Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Designers can take advantage of the EP809's performance to distribute low skew clocks across the backplane of the board. HSTL clock inputs may be driven single-end by biasing the non-driven pin in an input pair (see Figure 7).

- 100 ps Typical Device-to-Device Skew
- 15 ps Typical Within Device Skew
- HSTL Compatible Outputs Drive 50 Ω to Ground with no Offset Voltage
- Maximum Frequency > 750 MHz
- 850 ps Typical Propagation Delay
- Fully Compatible with Micrel SY89809L
- PECL and HSTL Mode Operating Range: $V_{CCI} = 3\text{ V to }3.6\text{ V}$ with $GND = 0\text{ V}$, $V_{CCO} = 1.6\text{ V to }2.0\text{ V}$
- Open Input Default State




ON Semiconductor®

<http://onsemi.com>

MARKING DIAGRAM*



32-LEAD LQFP
FA SUFFIX
CASE 873A




A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

*For additional information, see Application Note AND8002/D

ORDERING INFORMATION

Device	Package	Shipping
MC100EP809FA	LQFP-32	250 Units/Tray
MC100EP809FAR2	LQFP-32	2000/Tape & Reel

MC100EP809



All V_{CCI} , V_{CCO} , and GND pins must be externally connected to appropriate Power Supply to guarantee proper operation ($V_{CCI} \neq V_{CCO}$).

Figure 1. 32-Lead LQFP Pinout (Top View)

PIN DESCRIPTION

PIN	FUNCTION
HSTL_CLK*, $\overline{\text{HSTL_CLK}}$ **	HSTL or LVDS Differential Inputs
LVPECL_CLK*, $\overline{\text{LVPECL_CLK}}$ **	LVPECL Differential Inputs
CLK_SEL**	LVC MOS/LVTTL Input CLK Select
OE**	LVC MOS/LVTTL Output Enable
Q0-Q8, $\overline{\text{Q0-Q8}}$	HSTL Differential Outputs
V_{CCI}	Positive Supply_Core (3.0 V – 3.6 V)
V_{CCO}	Positive Supply_HSTL Outputs (1.6 V – 2.0 V)
GND	Ground

* Pins will default LOW when left open.

** Pins will default HIGH when left open.

FUNCTION TABLE

OE*	CLK_SEL	Q0-Q8	$\overline{\text{Q0-Q8}}$
L	L	L	H
L	H	L	H
H	L	HSTL_CLK	$\overline{\text{HSTL_CLK}}$
H	H	LVPECL_CLK	$\overline{\text{LVPECL_CLK}}$

* The OE (Output Enable) signal is synchronized with the rising edge of the HSTL_CLK and LVPECL_CLK signal.




Figure 2. Logic Diagram

MC100EP809

ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 k Ω
Internal Input Pullup Resistor	37.5 k Ω
ESD Protection	Human Body Model Machine Model Charged Device Model
	> 2 kV > 200 V > 2 kV
Moisture Sensitivity (Note 1)	Level 2
Flammability Rating	Oxygen Index: 28 to 34 UL 94 V-0 @ 0.125 in
Transistor Count	478 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, refer to Application Note AND8003/D.

MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CCI}	Core Power Supply	GND= 0 V	V _{CCO} = 1.8 V	4	V
V _{CCO}	HSTL Output Power Supply	GND= 0 V	V _{CCI} = 3.3 V	4	V
V _I	PECL Mode Input Voltage	GND = 0 V	V _I $\leq$ V _{CCI}	6	V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
T _A	Operating Temperature Range			0 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	32 LQFP 32 LQFP	80 55	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	std bd	32 LQFP	12 to 17	°C/W
T _{sol}	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

2. Maximum Ratings are those values beyond which device damage may occur.

LVPECL DC CHARACTERISTICS V_{CCI} = 3.0 V to 3.6 V; V_{CCO} = 1.6 V to 2.0 V, GND = 0 V

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I _{CC}	Core Power Supply Current	75	95	115	75	95	115	75	95	115	mA
V _{IH}	Input HIGH Voltage (Single-Ended)	V _{CCI} -1.165		V _{CCI} -0.88	V _{CCI} -1.165		V _{CCI} -0.88	V _{CCI} -1.165		V _{CCI} -0.88	V
V _{IL}	Input LOW Voltage (Single-Ended)	V _{CCI} -1.945		V _{CCI} -1.6	V _{CCI} -1.945		V _{CCI} -1.6	V _{CCI} -1.945		V _{CCI} -1.6	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 3) (Figure 4) LVPECL_CLK/LVPECL_CLK	1.2		V _{CCI}	1.2		V _{CCI}	1.2		V _{CCI}	V
I _{IH}	Input HIGH Current	-150		150	-150		150	-150		150	μ A
I _{IL}	Input LOW Current	-150		150	-150		150	-150		150	μ A

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfm is maintained.

3. V_{IHCMR} max varies 1:1 with V_{CCI}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

MC100EP809

LVTTL/LVCMOS DC CHARACTERISTICS $V_{CCI} = 3.0\text{ V to }3.6\text{ V}$; $V_{CCO} = 1.6\text{ V to }2.0\text{ V}$, GND = 0 V

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{IH}	Input HIGH Voltage	2.0			2.0			2.0			V
V_{IL}	Input LOW Voltage			0.8			0.8			0.8	V
I_{IH}	Input HIGH Current	-150		150	-150		150	-150		150	μA
I_{IL}	Input LOW Current	-300		300	-300		300	-300		300	μA

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

HSTL DC CHARACTERISTICS $V_{CCI} = 3.0\text{ V to }3.6\text{ V}$; $V_{CCO} = 1.6\text{ V to }2.0\text{ V}$, GND = 0 V

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{OH}	Output HIGH Voltage (Note 4)	1.0		1.2	1.0		1.2	1.0		1.2	V
V_{OL}	Output LOW Voltage (Note 4)	0.1		0.4	0.1		0.4	0.1		0.4	V
V_{IH}	Input HIGH Voltage (Figure 5)	$V_X+0.1$	—	1.6	$V_X+0.1$	—	1.6	$V_X+0.1$	—	1.6	V
V_{IL}	Input LOW Voltage (Figure 5)	-0.3	—	$V_X-0.1$	-0.3	—	$V_X-0.1$	-0.3	—	$V_X-0.1$	V
V_X	HSTL Input Crossover Voltage	0.68	—	0.9	0.68	—	0.9	0.68	—	0.9	V
I_{IH}	Input HIGH Current	-150		150	-150		150	-150		150	μA
I_{IL}	Input LOW Current	-300		300	-300		300	-300		300	μA
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 5) HSTL_CLK/HSTL_CLK $\bar{K}$	0.6		$V_{CCI}-1.2$	0.6		$V_{CCI}-1.2$	0.6		$V_{CCI}-1.2$	V V

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

4. All outputs loaded with 50 Ω to GND (See Figure 6).

5. V_{IHCMR} max varies 1:1 with V_{CCI} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

MC100EP809

AC CHARACTERISTICS $V_{CCI} = 3.0\text{ V to }3.6\text{ V}$; $V_{CCO} = 1.6\text{ V to }2.0\text{ V}$, $GND = 0\text{ V}$ (Note 6)

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{OPP}	Differential Output Voltage (Figure 3) $f_{out} < 100\text{ MHz}$ $f_{out} < 500\text{ MHz}$ $f_{out} < 750\text{ MHz}$	600	850		600	850		600	850		mV
		600	750		600	750		600	750		mV
		450	575		450	575		450	575		mV
t_{PLH} t_{PHL}	Propagation Delay (Differential) LVPECL_CLK to Q HSTL_CLK to Q	680	800	930	700	820	950	780	920	1070	ps
		690	830	990	700	850	1000	790	950	1110	ps
t_{skew}	Within-Device Skew (Note 7) Device-to-Device Skew (Note 8)		15	50		15	50		15	50	ps
			100	200		100	200		100	200	ps
t_{JITTER}	Random Clock Jitter (Figure 3) (RMS)		1.4	3.0		1.4	3.0		1.4	3.0	ps
V_{PP}	Input Swing (Differential Mode) (Note 10) (Figure 4) LVPECL HSTL	200			200			200			mV
		200			200			200			mV
t_S	OE Set Up Time (Note 9)	0.5			0.5			0.5			ns
t_H	OE Hold Time	0.5			0.5			0.5			ns
t_r/t_f	Output Rise/Fall Time (20%–80%)	350		600	350	450	600	350		600	ps

6. Measured with 750 mV (LVPECL) source or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50 Ω to Ground (See Figure 6).

7. Skew is measured between outputs under identical transitions and conditions on any one device.

8. Device-to-Device skew for identical transitions and conditions.

9. OE Set Up Time is defined with respect to the rising edge of the clock. OE High-to-Low transition ensures outputs remain disabled during the next clock cycle. OE Low-to-High transition enables normal operation of the next input clock (See Figure 8).

10. V_{PP} is the Differential Input Voltage swing required to maintain AC characteristics listed herein.




Figure 3. Output Frequency (F_{OUT}) versus Output Voltage (V_{OPP}) and Random Clock Jitter (t_{JITTER})




Figure 4. LVPECL Differential Input Levels




Figure 5. HSTL Differential Input Levels





Figure 6. HSTL Output Termination and AC Test Reference



*Must fall within 680 to 900 mV (Preferably $(V_{IH} + V_{IL})/2$).

Figure 7. HSTL Single-Ended Input Configuration




Figure 8. Output Enable (OE) Timing Diagram

Resource Reference of Application Notes



- AN1405 – ECL Clock Distribution Techniques
- AN1406 – Designing with PECL (ECL at +5.0 V)
- AND8002 – Marking and Date Codes
- AND8009 – ECLinPS Plus Spice I/O Model Kit
- AND8020 – Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at <http://onsemi.com>.

MC100EP809




PACKAGE DIMENSIONS

LQFP
FA SUFFIX
32-LEAD PLASTIC PACKAGE
CASE 873A-02
ISSUE A



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.



SECTION AE-AE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.000 BSC		0.276 BSC	
A1	3.500 BSC		0.138 BSC	
B	7.000 BSC		0.276 BSC	
B1	3.500 BSC		0.138 BSC	
C	1.400	1.600	0.055	0.063
D	0.300	0.450	0.012	0.018
E	1.350	1.450	0.053	0.057
F	0.300	0.400	0.012	0.016
G	0.800 BSC		0.031 BSC	
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12° REF		12° REF	
N	0.090	0.160	0.004	0.006
P	0.400 BSC		0.016 BSC	
Q	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	9.000 BSC		0.354 BSC	
S1	4.500 BSC		0.177 BSC	
V	9.000 BSC		0.354 BSC	
V1	4.500 BSC		0.177 BSC	
W	0.200 REF		0.008 REF	
X	1.000 REF		0.039 REF	

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.