

## STE45NK80ZD N-CHANNEL 800V - 0.11Ω - 45 A ISOTOP Super FREDMesh™ MOSFET

Figure 1: Package

#### **Table 1: General Features**

TYPE	$V_{\text{DSS}}$	R <sub>DS(on)</sub>	ID	Pw
STE45NK80ZD	800 V	< 0.13 Ω	45 A	600 W


- TYPICAL R<sub>DS</sub>(on) = 0.11 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY

#### DESCRIPTION


The SuperFREDMesh<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh<sup>™</sup> products.

#### APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR WELDING EQUIPMENT



#### Figure 2: Internal Schematic Diagram



#### **Table 2: Order Codes**

SALES TYPE	MARKING	PACKAGE	PACKAGING	
STE45NK80ZD	E45NK80ZD	ISOTOP	TUBE	

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage ( $V_{GS} = 0$ )	800	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS}$ = 20 k $\Omega$ )	800	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
Ι <sub>D</sub>	Drain Current (continuous) at $T_C = 25^{\circ}C$ (Steady State) Drain Current (continuous) at $T_C = 100^{\circ}C$	45 28	A A
I <sub>DM</sub> (*)	Drain Current (pulsed)	180	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C (Steady State)	600	W
P <sub>TOT</sub>	Derating Factor	5	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5kΩ)	7	KV
dv/dt (1)	Peak Diode Recovery voltage slope	8	V/ns
V <sub>ISO</sub>	Insulation Withstand Voltage (AC-RMS) from All Four Terminals to External Heatsink	2500	V
T <sub>j</sub> Tstg	Operating Junction Temperature Storage Temperature	- 65 to 150	°C

#### **Table 3: Absolute Maximum ratings**

(\*) Pulse width limited by safe operating area (1)  $I_{SD} \le 45A$ , di/dt  $\le 500 \text{ A/}\mu\text{s}$ ,  $V_{DD} \le V_{(BR)DSS}$ .

#### Table 4: Thermal Data

Rthj-case	Thermal Resistance Junction-case Max	0.2	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	40	°C/W

#### **Table 5: Avalanche Characteristics**

Symbol	Parameter	Max. Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	45	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 35 \text{ V}$ )	1.2	J

#### Table 6: Gate-Source Zener Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Bre <i>a</i> kdown Voltage	Igs=± 1mA (Open Drain)	30			V

### **PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES**

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

**47/** 

## **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) Table 7: On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> DSS	Drain-source Breakdown Voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	800			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, T <sub>C</sub> = 125 °C			10 100	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 150 \mu A$	2.5	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 22.5 A		0.11	0.13	Ω

#### **Table 8: Dynamic**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15V <sub>,</sub> I <sub>D</sub> = 22.5 A		35		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		26000 1620 260		pF pF pF
C <sub>oss eq.</sub> (3)	Equivalent Output Capacitance	$V_{GS} = 0V$ , $V_{DS} = 0V$ to 720V		700		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$\label{eq:VD} \begin{array}{l} V_{DD} = 400 \text{ V}, \text{ I}_{D} = 20 \text{ A} \\ \text{R}_{G} = 4.7 \Omega \text{ , } \text{V}_{\text{GS}} = 10 \text{ V} \\ \text{(see Figure 17)} \end{array}$		105 128 350 174		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 40 A, V <sub>GS</sub> = 10V		558 121 307	781	nC nC nC

#### Table 9: Source Drain Diode


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				45 180	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 45 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 40 \text{ A}, \text{ di/dt} = 100 \text{A/}\mu\text{s}$ $V_{DD} = 50 \text{ V}, \text{ T}_{j} = 25^{\circ}\text{C}$ (see Figure 18)		375 4.65 24.8		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 40 A, di/dt = 100A/µs V <sub>DD</sub> = 50 V, T <sub>j</sub> = 150°C (see Figure 18)		568 9.66 34		ns μC Α

(1) Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.


(2) Pulse width limited by safe operating area.


(3)  $C_{\text{OSS eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{OSS}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ .

## Figure 3: Safe Operating Area




**Figure 4: Output Characteristics** 





#### **Figure 6: Thermal Impedance**



**Figure 7: Transfer Characteristics** 





Figure 8: Static Drain-source On Resistance



**47/** 

## Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature





Figure 11: Source-Drain Diode Forward Characteristics



#### Figure 12: Capacitance Variations







Figure 13: Normalized On Resistance vs Temperature







## Figure 15: Avalanche Energy vs Starting Tj



# Figure 16: Unclamped Inductive Load Test Circuit




Figure 17: Switching Times Test Circuit For Resistive Load





Figure 18: Test Circuit For Inductive Load Switching and Diode Recovery Times



#### Figure 19: Unclamped Inductive Wafeform






Figure 20: Gate Charge Test Circuit



DIM.		mm			inch	
Biiii.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
Е	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
Н	4			0.157		
J	4.1		4.3	0.161		0.169
К	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
N	4			0.157		
0	7.8		8.2	0.307		0.322





## Table 10: Revision History

Date	Revision	Description of Changes
05-Jul-2004	1	First Release.
15-Oct-2004	2	New value inserted in table 3. (V <sub>ISO</sub> )
04-Nov-2004	3	Preliminary Status
09-Dec-2004	4	Final datasheet
14-Dec-2004	5	Modified note 1 in table3.
05-Apr-2055	6	Modified figure 12

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

ÁŢ/