

# WEIDA

# 128K x 16 Static RAM

#### **Features**

- Low Voltage range:
  - 2.7V-3.3V
- · Ultra-low active power
  - Typical active current: 1.5 mA @ f = 1MHz
  - Typical active current: 7 mA @ f = f<sub>max</sub>
- · Low standby power
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Automatic power-down when deselected
- CMOS for optimum speed/power

### **Functional Description**


The WCMA2016U4X is a high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This device is ideal for portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by

more than 99% when deselected ( $\overline{\text{CE}}$  HIGH or both  $\overline{\text{BLE}}$  and  $\overline{\text{BHE}}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $\overline{(CE)}$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).


Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The WCMA2016U4X is available in a 48-ball FBGA package.





### Pin Configuration<sup>[1, 2]</sup>



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.......55°C to +125°C Supply Voltage to Ground Potential...–0.5V to  $V_{ccmax}$  + 0.5V

DC Voltage Applied to Outputs

in High Z State<sup>[3]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V DC Input Voltage<sup>[3]</sup> .....-0.5V to V<sub>CC</sub> + 0.5V

**Product Portfolio** 

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	. >200 mA

### **Operating Range**

Device	Range	Ambient Temperature	v <sub>cc</sub>
WCMA2016U4X	Industrial	–40°C to +85°C	2.7V to 3.3V

						Po	wer Dis	sipation	(Industr	ial)
V <sub>CC</sub> Range		V <sub>CC</sub> Range		V <sub>CC</sub> Range		Speed Operating, I <sub>CC</sub>			Sta	andby (L. )
Floduct			Speeu	f = 1 MHz		f = f <sub>max</sub>		Standby (I <sub>SB2</sub> )		
	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[4]</sup>	V <sub>CC(max.)</sub>		Typ. <sup>[4]</sup>	Max.	<b>Typ.</b> <sup>[4]</sup>	Max.	<b>Typ.</b> <sup>[4]</sup>	Max.
WCMA2016U4X	2.7V	3.0V	3.3V	70 ns	1 mA	2 mA	7 mA	15 mA	1 μΑ	15 μΑ

#### Notes:

- NC pins are not connected to the die.
   E3 (DNU) can be left as NC or Vss to ensure proper application.
   V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



# **Electrical Characteristics** Over the Operating Range

					/CMA2016U	4X	
Param- eter	Description	Test Cond	ditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1mA	$V_{CC} = 2.7V$			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Cur- rent	$GND \leq V_I \leq V_{CC}$		-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Cur- rent	$GND \le V_O \le V_{CC}$ , Ou	tput Disabled	-1		+1	μΑ
	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.6V$		7	15	
I <sub>CC</sub>	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS Levels		1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Cur- rent— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{CC}$ $f = f_{max}$			100	A	
I <sub>SB2</sub>	Automatic CE Power-Down Cur- rent— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{CC} = 0.2V$	/ <sub>IN</sub> ≤ 0.2V,		1	15	μΑ

# Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

### **Thermal Resistance**


Description	Test Conditions	Symbol	BGA	Units
Thermal Resistance (Junction to Ambient) <sup>[5]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case) <sup>[5]</sup>		$\Theta_{\sf JC}$	16	°C/W

### Note:

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**




THÉVENIN EQUIVALENT Equivalent to:

Parameters	3.0V	Unit
R1	1.105	KOhms
R2	1.550	KOhms
R <sub>TH</sub>	0.645	KOhms
V <sub>TH</sub>	1.75V	Volts

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} &\frac{V_{CC}}{CE} = 1.0V\\ &\frac{V_{CC}}{CE} \geq V_{CC} - 0.2V,\\ &V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V \end{split}$		0.5	7.5	μΑ
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time		70			ns

## Data Retention Waveform<sup>[7]</sup>



#### Note:

- 6. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100 μs or stable at V<sub>CC(min.)</sub> > 100 μs.
   7. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



### Switching Characteristics Over the Operating Range<sup>[8]</sup>

		70	ns		
Parameter	Description	Min Max		Unit	
READ CYCLE				·	
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[9]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 11]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[9, 11]</sup>		25	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-Down		70	ns	
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		70	ns	
t <sub>LZBE</sub> <sup>[10]</sup>	BHE / BLE LOW to Low Z <sup>[9]</sup>	5		ns	
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z <sup>[9, 11]</sup>		25	ns	
WRITE CYCLE <sup>[12]</sup>				•	
t <sub>WC</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50		ns	
$t_{BW}$	BHE / BLE Pulse Width	60		ns	
t <sub>SD</sub>	Data Set-Up to Write End	30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 11]</sup>		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	10		ns	

#### Notes:

Test conditions assume signal transition time of 5 ns or less, timing reference levels of  $V_{CC(typ.)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and

output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.


At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less

At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZCE</sub>, that t<sub>LZCE</sub> for any given device.
 If both byte enables are toggled together this value is 10ns
 t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter a <u>high</u> impedance state.
 The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write..




## **Switching Waveforms**

# Read Cycle No. 1 (Address Transistion Controlled) $^{[13,\ 14]}$



# Read Cycle No. 2 (OE Controlled) [14, 15]




- Device is continuously selected. OE, CE = V<sub>IL</sub>, BHE, BLE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE, BHE, BLE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1(WE Controlled) [12, 16, 17]



# Write Cycle No. 2 (CE Controlled) [12, 16, 17]




#### Notes:

- 16. Data I/O is high-impedance if OE = V<sub>IH</sub>.
  17. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  18. During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}}$ LOW) $^{[17]}$



# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17]







# **Typical DC and AC Parameters**

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ )


### Operating Current vs. Supply Voltage



### Standby Current vs. Supply Voltage



### Access Time vs. Supply Voltage



SUPPLY VOLTAGE (V)

### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Χ	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )





### **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMA2016U4X-FF70	F	48-Ball Fine Pitch BGA	Industrial

### **Package Diagrams**

# 48-Ball (7.0 mm x 7.0 mm x 1.2 mm) Fine Pitch BGA, F









Document Title: WCMA2016U4X, 128K x 16 STATIC RAM Document Number: 38-05212							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	112910	1/17/02 MGN		New Datasheet			