# Designer's Data Sheet

# **Power Field Effect Transistor**

# **N-Channel Enhancement-Mode Silicon Gate**


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads





**TMOS POWER FETs** 2 AMPERES  $R_{DS(on)} = 1.8 \text{ OHMS}$ 200 VOLTS




#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	200	Vdc
Drain-Gate Voltage (RGS = 1 M $\Omega$ )	VDGR	200	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ( $t_p \le 50 \mu s$ )	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I <sub>D</sub>	2 6	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to 150	~C

#### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>Ø</sub> JC R <sub>Ø</sub> JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	260	°C



### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	V(BR)DSS	200	_	Vdc
Zero Gate Voltage Drain Current {VDS = Rated VDSS, VGS = 0} {VDS = Rated VDSS, VGS = 0, TJ = 125°C}	IDSS	=	10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)	IGSSR		100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions -- The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Characteristic		Symbol	Min	Max	Unit
ON CHARACTERISTICS*		<del>•</del>			<u> </u>
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		VGS(th)	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance	(VGS = 10 Vdc, ID = 1 Adc)	RDS(on)		1.8	Ohms
Drain-Source On-Voltage ( $V_{GS} = 1$ ( $I_D = 2$ Adc) ( $I_D = 1$ Adc, $T_J = 100^{\circ}$ C)	0 V)	VDS(on)	_	4.4 3.6	Vdc
Forward Transconductance (V <sub>DS</sub> =	15 V, I <sub>D</sub> = 1 A)	9FS	0.5	_	mhos
OYNAMIC CHARACTERISTICS		-			
Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0,	C <sub>iss</sub>		250	pF
Output Capacitance	f = 1 MHz)	Coss	_	100	
Reverse Transfer Capacitance	See Figure 11	C <sub>rss</sub>		50	
WITCHING CHARACTERISTICS* (TJ	= 100°C)				
Turn-On Delay Time		<sup>t</sup> d(on)		20	ns
Rise Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub>	t <sub>r</sub>	<b>—</b>	30	
Turn-Off Delay Time	R <sub>gen</sub> = 50 ohms) See Figures 9, 13 and 14	td(off)		30	
Fall Time		tf		15	
Total Gate Charge	(VDS = 0.8 Rated VDSS,	Ωg	3.5 (Typ)	10	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V) See Figure 12	Qgs	2 (Typ)	_	
Gate-Drain Charge		$\Omega_{gd}$	1.5 (Typ)		
OURCE DRAIN DIODE CHARACTERI	STICS*				·
Forward On-Voltage		V <sub>SD</sub>	1.2 (Typ)	2	Vdc
Forward Turn-On Time	(I <sub>S</sub> = Rated I <sub>D</sub> , V <sub>GS</sub> = 0)	ton	Limited by st	imited by stray inductance	
Reverse Recovery Time		t <sub>rr</sub>	60 (Typ)	_	ns
NTERNAL PACKAGE INDUCTANCE		· · · · · · · · · · · · · · · · · · ·	<del></del>		
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.)	v on tab to center of die) 25" from package to center of die)	Ld	3.5 (Typ) 4.5 (Typ)		nH
Internal Source Inductance (Measured from the source lead (	0.25" from package to source bond pad)	L <sub>S</sub>	7.5 (Typ)	_	1

<sup>\*</sup>Pulse Test\* Pulse Width  $\leqslant$  300  $\mu$ s, Duty Cycle  $\leqslant$  2%

## MTP2N20

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation
With Temperature




Figure 7. Maximum Rated Forward Biased Safe Operating Area

# 10 DRAIN CURRENT (AMPS) Tj ≤ 150°C 0 80 120 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 8. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

# SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

500

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage

## **RESISTIVE SWITCHING**




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms