

54LS165/DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

General Description

This device is an 8-bit serial shift register which shifts data in the direction of Q_A toward Q_H when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.


Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high.

Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features

- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW

Connection Diagram



TL/F/6399-1

Order Number 54LS165DMQB, 54LS165FMQB, DM74LS165WM or DM74LS165N See NS Package Number J16A, M16B, N16E or W16A

Function Table

Inputs					Inte	rnai	
Shift/ Load	Clock Inhibit	Clock	Serial	Parallel AH	Out	Output	
			00,12,		QA	QB	Q _H
L	X	X	X	ah	a	b	h
н	L .	L	X	×	Q _{AO}	Q _{B0}	Q _{H0}
Н	L '	↑	Н	x	H	QAn	QGn
Н	L !	↑	Ł	X	L	QAn	QGn
Н	H	X	X	x	Can	Ono	0

- H = High Level (steady state), L = Low Level (steady state)
- X = Don't Care (any input, including transitions)
- 1 = Transition from low-to-high level
- a...h = The level of steady-state input at inputs A through H, respectively.
- Q_{A0}, Q_{B0}, Q_{H0} = The level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- Q_{An} , $Q_{Gn}=$ The level of Q_A or Q_G , respectively, before the most recent \uparrow transition of the clock.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V

Operating Free Air Temperature Range

54LS -55°C to +125°C DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		54LS165			DM74LS165			Units
		Min	Nom	Max	Min	Nom	Max	Units	
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.7			0.8	V
l _{ОН}	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
^f CLK	Clock Frequency (Note 1)				30	0		25	MHz
fclk	Clock Frequency (Note 2)					0		20	MHz
t _W	Pulse Width	Clock	18			25			ns ns
	(Note 2)	Load	15			15			
t _{SU}	Setup Time (Note 6)	Parallel	10			10			- ns
		Serial	10			20			
		Enable	10			30			
		Shift	10			45			1
t _H	Hold Time (Note 6)		5			0			ns
TA	Free Air Operating Temperature		- 55		125	0		70	℃

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units	
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V		
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	54LS	2.5			V	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		v	
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	v	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5		
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	٦		
կ	Input Current @ Max	$V_{CC} = Max, V_I = 7V (DM74)$	Shift/Load			0.3	mA	
	Input Voltage	$V_{l} = 10V (54LS)$	Others			0.1	11114	
I _{IH} High Level Input		V _{CC} = Max	Shift/Load			60		
	Current	V ₁ = 2.7V	Others			20	μΑ	
l _{IL} Low Level In Current	Low Level Input	V _{CC} = Max	Shift/Load			-1.2	mA	
	Current	$V_i = 0.4V$	Others			-0.4	""	
Short Circuit Output Current		V _{CC} = Max	54LS	-20		-100	mA	
	(Note 4)	DM74	-20		-100	111/2		
loc	Supply Current	V _{CC} = Max (Note 5)			21	36	mA	

Note 1: $C_L=15$ pF, $R_L=2$ k Ω , $T_A=25^{\circ}C$ and $V_{CC}=5V$ Note 2: $C_L=50$ pF, $R_L=2$ k Ω , $T_A=25^{\circ}C$ and $V_{CC}=5V$

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: With all outputs open, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, ICC is measured first with the parallel inputs at 4.5V, then again grounded.


Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

54LS DM74LS

Symbol		From (Input) To (Output)	54LS C _L = 15 pF		DM74LS R _L = 2 kΩ C _L = 50 pF		Units
	Parameter						
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Load to Any Q		30		37	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Load to Any Q		30		42	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		30		42	ns
[‡] PHL	Propagation Delay Time High to Low Level Output	Clock to Any Q		30		47	ns
^t PLH	Propagation Delay Time Low to High Level Output	H to Q _H		20		27	ns
^t PHL	Propagation Delay Time High to Low Level Output	H to Q _H		30		37	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	H to Q _H		30		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	H to Q _H		25		32	ns

Timing Diagram



TL/F/6399-3

