
SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001



description

The TPS5140 is a dc/dc controller that incorporates three synchronous-buck controllers and one nonsynchronous 12-V boost converter on one chip to power the voltage rails needed by notebook peripheral components. On-chip high-side and low-side synchronous rectifier drivers are integrated to drive less expensive N-channel power MOSFETs. The nonsynchronous boost converter includes the N channel power MOSFET and supports 120 mA for the PCMCIA power supply. The outputs are controlled independently and two of the synchronous-buck controllers operate 180 degrees out of phase, with the third lowering the input current ripple and allowing a smaller input capacitance to reduce power supply cost. For higher efficiency under all load conditions, the TPS5140 automatically adjusts each channel from the PWM mode to the skip mode independently. The skip mode enables a lower operating frequency and shortens the pulse width to the low side MOSFETs, thereby increasing the efficiency under light load conditions. To further extend battery life, the TPS5140 features dead-time control and very low quiescent current. Resistorless current protection and the fixed high-side driver voltage simplify the system design and reduce the external parts count.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

typical design schematic




AVAILABLE OPTIONS

т.	PACKAGE	
'A	PAG	EVM
-20°C to 85°C	TQFP64 (PAG)	




functional block diagram—whole block






SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

functional block diagram—SMPS block








functional block diagram—boost 12-V block



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

functional block diagram—power good block





SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

Terminal Functions

TERMI	NAL					
NAME	NO.	1/0	DESCRIPTION			
Ct	8	I/O	External capacitor from Ct to GND used for adjusting the triangle oscillator.			
EXT_PG	21	I	External power good signal input			
FB1	1	0	Feedback output of CH1 error amplifier			
FB2	5	0	Feedback output of CH2 error amplifier			
FB3	25	0	Feedback output of CH3 error amplifier			
GND	9		Control GND			
GND_UP	40		Ground for 12-V boost converter			
INV1	64	I	Inverting input of CH1 error amplifier, skip comparator and OVP1/UVP1, PG comparator			
INV2	4	I	Inverting input of CH1 error amplifier, skip comparator and OVP2/UVP2, PG comparator			
INV3	26	I	Inverting input of CH1 error amplifier, skip comparator and OVP3/UVP3, PG comparator			
IN_12V	38	I	Input of PMOS switch for 12-V boost output. Connecting to cathode of the external Schottky diode.			
LH1	61	I/O	Bootstrap capacitor connection for CH1 high side gate drive			
LH2	48	I/O	Bootstrap capacitor connection for CH2 high side gate drive			
LH3	28	I/O	Bootstrap capacitor connection for CH3 high side gate drive			
LL1	59	I/O	Bootstrap low for CH1 high side gate driving return and output current protection. Connect to the junction of the high side and low side FETs for floating drive configuration.			
LL2	50	I/O	Bootstrap low for CH2 high side gate driving return and output current protection. Connect to the junction of the high side and low side FETs for floating drive configuration.			
LL3	30	I/O	Bootstrap low for CH3 high side gate driving return and output current protection. Connect to the junction of the high side and low side FETs for floating drive configuration.			
LL_UP	39	I/O	Open drain output of internal NMOS switch for 12-V boost converter. Connect between exter- nal inductor and the anode of the schottky diode.			
NC	3,20,27,33, 36,41,45,47 58,62,63		No connect			
OUT1_d	57	0	Gate drive output for CH1 low side gate drive			
OUT2_d	51	0	Gate drive output for CH2 low side gate drive			
OUT3_d	31	0	Gate drive output for CH3 low side gate drive			
OUT1_u	60	0	Gate drive output for CH1 high side switching FETs			
OUT2_u	49	0	Gate drive output for CH2 high side switching FETs			
OUT3_u	29	0	Gate drive output for CH3 high side switching FETs			
OUT_12V	37	0	Output of PMOS switch for 12-V boost output. Connect to the output capacitor for 12-V boost output.			
OUTGND1	56		Ground for CH1 FETs drivers. It is connected to one of the current limiting comparator input.			
OUTGND2	52		Ground for CH2 FETs drivers. It is connected to one of current limiting comparator input.			
OUTGND3	32		Ground for CH3 FETs drivers. It is connected to the one of current limiting comparator input.			
PGOUT	18	0	Open drain output for power good signal			
PG_DELAY	19	I/O	Programmable delay for power good. Connect to the external capacitor for timer delay.			
PHASE_12V	23	I	Phase compensation for the12-V boost converter. Connect to an external capacitor. But normally it is not connected.			
PWM_SEL	7	I	PWM or auto PWM/SKIP modes select L: PWM fixed H: auto PWM/SKIP			
REF	10	0	1.185 V reference voltage output			



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

Terminal Functions(Continued)

TERMINA	L		
NAME	NO.	1/0	DESCRIPTION
REG5V_IN	42	I	External 5 V input
SCP	17	I/O	Short circuit protection terminal. An external capacitor is connected between SCP and GND to set the SCP enable time up.
SOFTSTART1	2	I/O	External capacitor from SOFTSTART1 to GND for CH1 soft starts control.
SOFTSTART2	6	I/O	External capacitor from SOFTSTART2 to GND for CH2 soft starts control.
SOFTSTART3	24	I/O	External capacitor from SOFTSTART3 to GND for CH3 soft starts control.
SOFTSTART_12V	22	I/O	External capacitor from SOFTSTART_12V to GND for CH4 (12-V boost converter) soft starts control.
STBY1	13	I	Stand by control for CH1
STBY2	14	I	Stand by control for CH2
STBY3	16	I	Stand by control for CH3
STBY12V	15	I	Stand by control for 12-V boost converter
STBY_VREF3.3	11	Ι	Stand by control for 3.3-V linear regulator
STBY_VREF5	12	Ι	Stand by control for 5-V linear regulator
TRIP1	55	Ι	External resistor connection for CH1 output current protection control
TRIP2	53	Ι	External resistor connection for CH2 output current protection control
TRIP3	34	Ι	External resistor connection for CH3 output current protection control
V _{CC}	46		Supply voltage input
V _{CC} _SENSE12	54	Ι	Supply voltage input and input voltage terminal for CH1/2 output current sense
V _{CC} _SENSE3	35	Ι	Supply voltage input and input voltage terminal for CH3 output current sense
VREF3.3	44	0	3.3-V linear regulator output
VREF5	43	0	5-V linear regulator output

detailed description

REF (1.185 V)

The reference voltage is used for setting the output voltage and voltage protection. This reference voltage is dropped down from the 5-V regulator. The tolerance is 1.5 % over the entire temperature range.

CH1, 2, 3 (synchronous buck controller)

The TPS5140 includes three synchronous buck controllers. CH2 and CH3 (5 V and 2.5 V) are operated in phase, but CH1 (3.3 V) is operated 180° out of phase from CH2 and CH3, but at the same frequency. All channels have separate standby and softstart control.

12-V boost converter

OUT_12V is a 12-V boost converter output . It can isolate V_I (5 V) and V_O fully.

5-V regulator

An internal linear voltage regulator is used for the high-side driver bootstrap voltage and as the source of V_{ref}. When the 5-V regulator is disconnected from the MOSFET drivers, it is used only for the source of V_{ref}. Since the input voltage is from 4.5 V to 28 V, this feature offers a fixed bootstrap voltage to simplify the drive design. The 5-V regulator is also used for powering the low side driver. The 5-V regulator is active if STBY_VREF5 is high and has a tolerance of 4%.



detailed description (continued)

3.3-V regulator

TPS5140 has a 3.3-V linear regulator. The output is made from the internal 5 V regulator or external 5 V from REG5V_IN. The 3.3-V regulator has an output current limit. The maximum output current is 30 mA.

5-V switch

If the internal 5-V switch senses a 5-V input from the REG5V_IN terminal, the internal 5-V linear regulator will be disconnected from the MOSFET drivers. The external 5 V will be used for both the low-side driver and the high-side bootstrap, thus increasing the efficiency.

auto PWM/SKIP

The PWM_SEL terminal selects either the auto PWM/SKIP or fixed PWM mode. If this terminal is lower than 0.5 V, the outputs operate in the fixed PWM mode. If 2.5 V (minimum) is applied, the outputs operate in auto PWM/SKIP mode. In the auto PWM/SKIP mode, the operation changes from the PWM mode to the SKIP mode automatically under light load conditions. Avoid using a MOSFET with very low r_{DS(on)} if the auto SKIP function is implemented.

error amp

All three synchronous buck channels have their own error amplifier to regulate the output. The error amplifier is used in the PWM mode for high output current conditions (> 0.2 A). Voltage mode control is implemented.

skip comparator

In skip mode, all three synchronous buck channels have their own hysteresis comparator to regulate the output voltages. The hysteresis voltage is set internally and typically at 8.5 mV. The delay from the comparator input to the driver output is typically 1.2 μ s.

low-side driver

The low-side driver is designed to drive low-r_{DS(on)} n-channel MOSFETs. The maximum drive voltage is 5 V from VREF5. Ch1, 2, and 3 MOSFET driver capability is 1.5 A, source and sink.

high-side driver

The high-side driver is designed to drive low-r_{DS(on)} n-channel MOSFETs. CH1 and CH2 MOSFET drivers have 1.2 A capability, source and sink. When configured as a floating driver, the bias voltage to the driver is developed from VREF5, limiting the maximum drive voltage between OUT_u and LL to 5 V. The maximum voltage that can be applied between LHx and OUTGND is 33 V.

dead time

Dead time prevents shoot-through current from flowing through the main power MOSFETs during switching transitions by actively controlling the turnon time of the MOSFETs drivers.

current protection

Current protection is achieved by sensing the drain-to-source voltage drop of the low-side power MOSFET during the low-side MOSFET's on time at OUTGND and LL. An external resistor between $V_{CC_{-}}$ SENSE and TRIP terminal in series with the internal current source adjusts the current limit. When the voltage drop during the low-side MOSFET on-time is high enough, the current comparator triggers the current protection and the MOSFET drivers are turned off. After a programmable time delay, the SCP circuit latches off all MOSFET drivers. The internal current source tolerance is $\pm 10\%$. CH2 monitors both high-side and low-side MOSFET voltage drops.



detailed description (continued)

OVP

For over voltage protection, the TPS5140 monitors INV terminal voltage. When the INV voltage becomes higher than 1.185 V (+12%), the OVP comparator output becomes high and the SCP timer starts to charge the SCP capacitor. After a programmable time delay, the SCP circuit forces CH1, 2, 3 high-side MOSFET drivers to latch off and the low-side MOSFET drivers to latch on.

UVP

For under voltage protection, the TPS5140 monitors INV terminal voltage. When the INV voltage becomes lower than 1.185 V (-18 %), the UVP comparator output becomes high and the SCP timer starts to charge the SCP capacitor. Also, when the current comparator of CH1, 2, 3 triggers the OCP, the UVP comparator detects the under voltage output and the SCP capacitor starts to charge. After the programmable time delay, the SCP circuit forces the CH1, 2, 3 MOSFET drivers to latch off.

SCP

When an OVP or UVP comparator output becomes high, the SCP circuit starts to charge the SCP capacitor. The charging source current value is different between OVP alert and UVP alert.

SCP source current (OVP) = SCP source current (UVP) \times 5

The threshold voltage of SCP comparator is 1.185 V.

power good

The power good output reports the output fail condition. PG comparators monitor an under voltage or over voltage of CH1, 2, 3, with a threshold of -7 % and 7 %. TPS5140 has an EXT_PG terminal, which can be used for the input of an external PG signal. Delay time is programmable by charging an external capacitor on the PG_DELAY terminal.

SOFTSTART1, 2, 3

Separate soft start terminals make it possible to customize the start-up time of each output. The voltage on the charging softstart capacitor gradually raises, limiting the surge current and voltage. A soft start is initiated when the STBY terminals are switched.

STBY1, 2, 3, 12V

CH1, 2, 3 and 12V can be switched into standby mode separately by grounding the STBY terminal.

STBY_VREF3.3, 5V

STBY_VREF3.3 shuts down the 3.3-V regulator by grounding the STBY_VREF3.3 terminal. When STBY_VREF5 is high, only the 5-V regulator is operating.

UVLO

When the input voltage exceeds 4 V, the IC is turned on and is ready to function. When the input voltage is lower than the turn on value, the IC is turned off. The typical hysteresis voltage is 40 mV.

phase inverter

The phase inverter controls the phase of CH1 and CH2, 3. CH2, 3 operate in the same phase as OSC. CH1 operates 180° out of phase from OSC. Out-of-phase operation enables a smaller input capacitor.

OVP (12-V boost converter)

The TPS5140 monitors over voltage of the12-V boost converter. When an output over voltage is detected, the timer starts to charge an external capacitor that is connected to the SCP terminal. After a programmable time delay, the SCP circuit forces all (CH1, 2, 3 and 12 V) MOSFET drivers to latch-off.



detailed description (continued)

UVP (12-V boost converter)

TPS5140 monitors output under voltage of the 12-V boost converter. When an output under voltage is detected, the timer starts to charge an external capacitor that is connected to the SCP terminal. After a programmable time delay, the SCP circuit forces all (CH1, 2, 3, and 12 V) MOSFETs drivers to latch off.

SOFTSTART_12V

An internal capacitor exists for 12-V soft start. If the soft start time needs to be extended, an external capacitor should be connected to this terminal. The12-V boost converter must start when REG5V_IN terminal is over 4.5 V.

current limit of 12-V boost converter

The 12-V boost current limit monitors the current flowing through the internal MOSFET. When the voltage drop across the internal N-channel MOSFET is high enough during its on time, the current limit circuit forces the internal N-channel MOSFET to turn off.

PHASE_12V

The 12-V boost converter does not typically require phase compensation. If there is reason to change the phase, the 12-V boost converter can be phase compensated by inserting external resistors and capacitors to GND. Otherwise, the PHASE_12V terminal should be left open.

logic charts

STBY1	STBY2	STBY3	CH1	CH2	CH3	PGOUT
L	L	L	Disable	Disable	Disable	N/A
L	L	Н	Disable	Disable	Enable	Active [†]
L	Н	L	Disable	Enable	Disable	Active [†]
L	Н	н	Disable	Enable	Enable	Active [†]
Н	L	L	Enable	Disable	Disable	Active [†]
Н	L	Н	Enable	Disable	Enable	Active [†]
Н	Н	L	Enable	Enable	Disable	Active [†]
Н	Н	Н	Enable	Enable	Enable	Active [†]

Table 1. Logic Chart1

[†] During softstart, PGOUT is active low.

Table 2. Logic Chart2

STBY_VREF5	STBY_VREF3.3	VREF5 [‡]	VREF3.3
L	L	N/A	Disable
Н	L	Enable	Disable
L	Н	Enable	Enable
Н	Н	Enable	Enable

[‡]To disable VREF5, all STBY1, 2, 3, STBY_VREF3.3 and STBY_VREF5 must be L.


Table 3. Logic Chart3

STBY12V	REG5V_IN	12 VOUT
L	L	Disable
L	Н	Disable
н	L	Disable
Н	Н	Enable



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

PGOUT timing chart





absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)
Input voltage; INV1/2/3, CT, PWM_SEL, REG5V_IN, SOFTSTART1/2/3, SOFTSTART_12V0.3 V to 7 V
SCP, PG_DELAY, PHASE_12V, OUT1/2/3_d, VREF3.3/5, FB1/2/30.3 V to 7 V
PGOUT, EXT_PG
STBY1/2/3/12V, STBY_VREF3.3/5, TRIP1/2/3
VCC_SENSE12/3, LL1/2/3 –0.3 V to 30 V
LL_UP, OUT_12V, IN_12V
LH1/2/3, OUT1/2/3_u
REF
Operating free-air temperature range, T _A (see Note 3)
Storage temperature range, T _{stg} –55°C to 155°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

- 2. This rating is specified at duty = 10% on output rise and fall each pulse. Each pulse width (rise and fall) for the peak current should not exceed 2 μs.
- 3. See Dissipation Rating Table for free-air temperature range above 25°C.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$	DERATING FACTOR	T _A = 85°C
	POWER DISSIPATION	ABOVE T _A = 25°C	POWER DISSIPATION
PAG	1811 mW	14.49 mW/°C	941.6 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5		28	V
	INV1/2/3, CT, PG_DELAY, PWM_SEL SOFTSTART1/2/3 SOFT- START_12V, SCP PHASE_12V, PGOUT, EXT_PG,			6	
	REG5V_IN	-0.1			
Input voltage, VI	STBY1/2/3/12V STBY_VREF3.3/5, TRIP1/2/3, V _{CC} _SENSE12/3	-0.1		V	
	OUT1/2/3_u, LH1/2/3	-0.1		33	
	LL_UP, OUT_12V, IN_12V	-0.1		15	
Oscillator frequency, fosc	CT capacitance [‡]	44			pF
Operation temperature rang	ge, T _A	-20		85	°C

[‡] The recommended maximum operating frequency is typically 300 kHz.

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 7 V$ (unless otherwise noted)

reference voltage

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{ref}	Reference voltage				1.185		V
V as a	Poforonoo voltogo toloronoo	$T_A = 25^{\circ}C$,	I _(vref) = 50 μA	-1%		1%	
Vref(tol)	Reference voltage tolerance	I _(vref) = 50 μA		-1.5%		1.5%	
	Line regulation	V _{CC} = 4.5 V to 28 V,	I _(vref) = 50 μA		0.05	3	mV
	Load regulation	$I_{(vref)} = 0.1 \ \mu A \text{ to } 1 \ m A$	ł		0.15	5	mV



electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 7 V$ (unless otherwise noted) (continued)

oscillator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Frequency	PWM mode, $CT = 56 \text{ pF}$, $T_A = 25^{\circ}C$		250		kHz
		DC	1	1.1	1.2	V
VOS(CH)	High-level output voltage	f _{OSC} = 250 kHz		1.17	1.2 0.6	v
Variation		DC	0.4	0.5	0.6	V
VOS(CL)	Low-level output voltage	f _{OSC} = 250 kHz		0.43		v

error amplifier

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$T_A = 25^{\circ}C$		2	10	mV
A _(V)	Open-loop voltage gain			90		dB
G _(B)	Unity-gain bandwidth			2.5		MHz
I _(snk)	Output sink current	$\gamma = 1 \gamma$	0.3	0.7		~ ^
I _(src)	Output source current	$V_{O} = 1 V$	0.4	0.9		mA

duty control

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
	CH1/3, f _{OSC} = 250 kHz	75%	
Maximum duty cycle	CH2, f _{OSC} = 250 kHz	85%	
	12V boost, f _{OSC} = 250 kHz	70%	

control

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	STBY1/2/3/12V, EXT_PGPWM_SEL, STBY_VREF5/3.3	2			V
VIL	Low-level input voltage	STBY1/2/3/12V, EXT_PGPWM_SEL, STBY_VREF5/3.3			0.3	V

5-V internal switch

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
V _(TLH)	Thrashold voltage	High	REG5V_IN	4.2	4.8	V
V(THL)	Threshold voltage	Low	REG5V_IN	4.1	4.7	v
V _{hys}	Hysteresis			30	200	mV

VREF5

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
٧ _O	Output voltage		$I_{O} = 0$ mA to 50 mA, $T_{A} = 25^{\circ}C$	V_{CC} = 5.5 V to 28 V,	4.8		5.2	V
	Line regulation		V_{CC} = 5.5 V to 28 V,	I _O = 10 mA			20	mV
	Load regulation		$I_{O} = 1 \text{ mA to } 10 \text{ mA},$	V _{CC} = 5.5 V			40	mV
los	Short circuit output current		$V_{ref} = 0 V,$	$T_A = 25^{\circ}C$	65			mA
V(TLH)	UVLO threshold voltage	High	VREF5 voltage		3.6		4.2	V
V(THL)	HL) Low		VREF5 Voltage		3.5		4.1	v
V _{hys}	Hysteresis		VREF5 voltage		30		200	mV



electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 7 V$ (unless otherwise noted) (continued)

VREF3.3

PARAMETER		TEST CC	MIN	TYP	MAX	UNIT	
Vo	Output voltage	$I_{O} = 0 \text{ mA to } 30 \text{ mA},$ $T_{A} = 25^{\circ}C$	$V_{CC} = 5.5 V \text{ to } 28 V,$	3.15	3.30	3.45	V
	Line regulation	V _{CC} = 5.5 V to 28 V,	I _O = 10 mA			20	mV
	Load regulation	$I_{O} = 1 \text{ mA to } 10 \text{ mA},$	V _{CC} = 5.5 V			40	mV
IOS	Short circuit output current	V _{ref} = 0 V,	T _A = 25°C	-40			mA

output

PARAMETER		TEST CO	MIN	TYP	MAX	UNIT	
OUT u	Sink current	$V_{O} = 3 V$			1.2		А
001_u	Source current	V _O = 2 V			-1.2		A
DUT d	Sink current	V _O = 3 V			1.5		А
001_0	Source current	V _O = 2 V			-1.5		A
LL_UP	Sink current	$V_{LL_{UP}} = 0.3 V,$	OUT_12V = 12 V		0.65		А
OUT_12V	Output impedance	IN_12V = 12 V,	IOUT_12V = 150 mA		1.1		Ω
l(TRIP)	TRIP current	TRIP1/2/3,	$T_A = 25^{\circ}C$	11.5	13	15	μA

softstart

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LICTRI) Soft start current	Softstart1/2/3	-1.6	-2.3	-2.9	
(CTRL) Soft start current	Softstart_12V	-0.007		μA	


output voltage monitor

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	OVP comparator threshold voltage	CH1/2/3	1.28	1.33	1.38	V
	OVP comparator trieshold voltage	12 V boost	12.9	13.4	13.9	v
	UVP comparator threshold voltage	CH1/2/3	0.90	0.95	1	V
	ove comparator trieshold voltage	12 V boost	9	9.5	10	v
	PG comparator threshold voltage	PG comparator1/2/3, upper threshold	1.22	1.27	1.32	V
	PG comparator threshold voltage	PG comparator1/2/3, lower threshold	1.05	1.1	1.15	v
	PG propagation delay from INV to	INV = 0.985 V to 1.185 V, PG_DELAY = open		3.7		
	PG_OUT	INV = 1.185 V to 0.985 V, PG_DELAY = open		8.9		μs
IPG_DELAY)	PG_DELAY source current		1.1	1.7	2.3	μA
L(COD)	SCP source current	UVP protection	1.5	2.3	3.1	
I(SCP)	SCP source current	OVP protection	8	11.5	15	μA


whole device

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC	Supply current			1.8	2.6	mA
IO(SD)	Shutdown current	STBY1/2/3/12V, STBY_VREF5/3.3 = 0 V		0.001	10	μA



















SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001





















SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001


















APPLICATION INFORMATION

The design shown in this data sheet is a reference design for system power of notebook PC applications. An evaluation module (EVM), TPS5140EVM-172 (SLVP172), is available for customer testing and evaluation. The intent is to allow a customer to fully evaluate the given design using the plug-in EVM supply shown here. For subsequent customer board revisions, the EVM design can be copied onto the users' PCB to shorten design cycle. The following key design procedures will aid in the design of the notebook PC power supply using the TPS5140.

EVM input and outputs

		V _O 1	V _O 2	V _O 3	V _O 4
Output voltage	V _I range = 7 V \approx 25 V	3.3 V	5 V	2.5 V	12 V
Maximum output current	$I_{I(max)} = 9 A$	4 A	5 A	2 A	120 mA



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001




Figure 44. EVM Schematic



APPLICATION INFORMATION

SMPS (synchronous mode power supply)

output voltage setpoint calculation

The reference voltage and the voltage divider set the output voltage. In the TPS5140, the reference voltage is 1.185 V, and the divider is composed of two resistors in the EVM design that are R01A, R01B and R02A, R02B, or R10A, R10B and R11A, R11B, or R06A, R06B and R05A, R05B. The equation for the setpoint is:

$$R1 = \frac{R2 \times (V_{O} - V_{ref})}{V_{ref}}$$

where R1 is the top resistor ($k\Omega$) (R01A and R01B, R10A and R10B or R06A and R06B); R2 is the bottom resistor ($k\Omega$) (R02A and R02B, R11A and R11B or R05A and R05B); V_O is the required output voltage (V); V_{ref} is the reference voltage (1.185 V in TPS5140).

Example: R2 = 10 k Ω ; V_{ref} = 1.185 V; V_O = 5 V, then R1 = 32.19 k Ω

Some of the most popular output voltage setpoints are calculated in the table below:

vo	1.3 V	1.5 V	1.8 V	2.5 V	3.3 V	5 V
R1 (top) (kΩ)	0.97	2.66	5.19	11.10	17.85	32.19
R2 (bottom) (kΩ)	10	10	10	10	10	10

If user changes the resistor value, the R2 (bottom) value should be over 10 k Ω due to the phase compensation.

output inductor ripple current

The output inductor current I_(ripple) can affect not only the efficiency, but also the output voltage ripple. The equation is exhibited below:

$$I_{\text{(ripple)}} = \frac{V_{\text{I}} - V_{\text{O}} - I_{\text{O}} \times \left(r_{\text{DS(on)}} + R_{\text{L}}\right)}{L_{\text{(out)}}} \times D \times t_{\text{s}}$$

where ripple is the peak-to-peak ripple current (A) through the inductor; V_I is the input voltage (V); V_O is the output voltage (V); I_O is the output current; $r_{DS(on)}$ is the on-time resistance of the MOSFET (Ω); R_L is the parasitic resistance of the inductor; D is the duty cycle; and t_s is the switching period (s). From the equation, it can be seen that the current ripple can be adjusted by changing the output inductor value.

Example: If $V_I = 10 \text{ V}$; $V_O = 5 \text{ V}$; $I_O = 5 \text{ A}$; $r_{DS(on)} = 26 \text{ m}\Omega$; $R_L = 5 \text{ m}\Omega$; D = 0.50; $t_s = 4 \text{ }\mu\text{s}$; $L_{(out)} = 6.1 \text{ }\mu\text{H}$, then the ripple current $I_{(ripple)} = 1.589 \text{ A}$.

output capacitor RMS current

Assuming the inductor ripple current goes completely through the output capacitor to ground, the RMS current in the output capacitor can be calculated as:

$$I_{O(rms)} = I_{(ripple)} \times \frac{\sqrt{3}}{6}$$

where I_{O(rms)} is the maximum RMS current in the output capacitor (A) and I_(ripple) is the peak-to-peak inductor ripple current (A).

Example: I(ripple)= 1.589 A, so IO(rms) = 0.459 A



APPLICATION INFORMATION

SMPS (synchronous mode power supply) (continued)

input capacitor RMS current

Assuming the input current goes completely into the input capacitor to the power ground, the RMS current in the input capacitor can be calculated as:

$$I_{l(rms)} = \sqrt{I_0^2 \times D \times (1-D)}$$

where $I_{I(rms)}$ is the input RMS current in the input capacitor (A), I_O is the output current (A), and D is the duty cycle. From the equation, it can be seen that the highest input RMS current usually occurs at the lowest input voltage, so it is the worst case design for input capacitor ripple current.

Example: $I_0 = 5 A$; D = 0.50

Then, $I_{I(rms)} = 2.5 \text{ A}$.

soft start

The soft start timing can be adjusted by selecting the soft start capacitor value. The equation is exhibited below:

$$C(\text{soft}) = \frac{2.3 \times T(\text{soft})}{1.185}$$

where C(soft) is the soft start capacitor (μ F) (C19, C03 or C08 in EVM design), and T(soft) is the start up time (s).

Example: T(soft) =5 ms, so C(soft) = 0.01 μ F.

current limit protection

The current limit in the TPS5140 on each channel is set using an internal current source and an external resistor (R09, R08 or R07). The sensed low-side MOSFET drain-to-source voltage is compared to the set point. If the voltage exceeds the limit, the internal oscillator is activated, and it continuously resets the current limit until the over-current condition is removed or SCP latches outputs off (see timer-latch SCP). The equation below should be used for calculating the external resistor value for the current protection set point. Also, only CH2 monitors both high-side and low-side MOSFET drain-to-source voltage.

$$R(cl) = \frac{r_{DS(on)} \times \left(I_{(trip)} + \frac{I_{(ripple)}}{2}\right)}{0.000013}$$

where $R_{(cl)}$ is the external current limit resistor (R09, R08 or R07), and $r_{DS(on)}$ is the low side MOSFET (Q02, Q03 or Q05) on-time resistance. $I_{(trip)}$ is the required current limit and $I_{(ripple)}$ is the peak-to-peak output inductor current.

Example: $r_{DS(on)} = 26 \text{ m}\Omega$, I(trip) =7 A, I_(ripple) = 1.589 A, so R_(cl) = 16 k\Omega.



APPLICATION INFORMATION

SMPS (synchronous mode power supply) (continued)

timer-latch SCP

The TPS5140 includes the function of the fault latch with timer to latch the MOSFET driver after constant time passes since the unusual condition of the output was detected. When the OVP or UVP comparator detects a fault condition, the timer starts to charge the SCP capacitor (C06), which is connected to the SCP terminal. If the SCP terminal goes up to 1.185 V, the fault latch is set.

over current protection and under voltage protection

When the current limit circuit limits the output current, then the output voltage will go below the target output voltage and the UVP comparator detects a fault condition. The timer starts to charge the SCP capacitor when the UVP comparator detects the output under voltage and the fault latch will be set after $T_{(uvplatch)}$ has past. When UVP is latched, all output MOSFET drivers of the TPS5140 turn *OFF*. The equation below should be used for calculating the $T_{(uvplatch)}$:

$$C_{(scp)} = \frac{2.3 \times T_{(uvplatch)}}{1.185}$$

over voltage protection

When OVP comparator detects the output over voltage, the timer starts to charge the SCP capacitor, and the fault latch will be set after $T_{(ovplatch)}$ has past. In case of OVP-latch, the high-side drivers of both channels are forced *OFF* and the low-side drivers of both channels are forced *ON*. The equation below should be used for calculating the $T_{(ovplatch)}$:

$$C_{(scp)} = \frac{11.5 \times T_{(ovplatch)}}{1.185}$$

where $C_{(scp)}$ is the external capacitor, $T_{(uvplatch)}$ is time from the UVP detection to latch, and $T_{(ovplatch)}$ is the time from OVP detection to latch.

Example: $T_{(uvplatch)} = 515 \ \mu s$, $T_{(ovplatch)} = 103 \ \mu s$, so $C_{(scp)} = 0.001 \ \mu F$

notice-usage of timer-latch

The SCP should not be set to a lower voltage (or GND) while the device is holding the latch-off status of the OVP or UVP. If the SCP terminal is manually set to a lower voltage in this term, an output overshoot may occur. The TPS5140 must be reset by grounding the STBY1,2,3 and STBY_VREF5,3.3 or by dropping the V_{CC} below the UVLO voltage.

disablement the protection function

When debugging the circuit once preliminary calculations have been performed, the evaluation may be hampered because the protection circuitry does not operate properly. In this case, the TPS5140 is able to invalidated the protection circuits for debugging.

OCP: Removing the resistor for the current limit and opening the TRIP terminal can disable the OCP. OVP, UVP: Grounding the SCP terminal can disable the OVP and UVP.



APPLICATION INFORMATION

3.3 V linear regulator

The VREF3.3 terminal is the output of the 3.3-V linear regulator. The VREF3.3 terminal should be connected to an output capacitor. A ceramic capacitor of 4.7 μ F is recommended for stability of the output voltage.

REG5V_IN

The REG5V_IN terminal should be connected to the external 5 V (output of CH2), to decrease the power dissipation. Also, this terminal has an OVP comparator. If this terminal voltage exceeds a threshold voltage, the timer starts to charge the SCP capacitor, and all of output is forced to *OFF*.

12 V boost up converter

The TPS5140 has a boost up converter (12 V). The inductor (L4) which uses this boost up converter should be connected to the external 5 V. Also, the inductor value is recommended to be 22 μ H. The OUT_12V terminal should be connected to the output capacitor. A ceramic capacitor of 10 μ F is recommended for stability of the output voltage. It is also recommended that a ceramic capacitor (around 0.1 μ F) be connected between the IN_12V terminal and the GND_UP terminal.

soft start 12 V

This soft start terminal is connected to the internal capacitor. To extend the soft start time, this terminal should be connected to the external capacitor. The equation is:

$$(30 + C_{(ext)}) \times 1.185 = 3.8 \times T_{(soft_12V)}$$

where $C_{(ext)}$ is the 12-V soft start capacitor (pF) and $T_{(soft 12V)}$ is the start-up time (ms).


Example: $C_{(ext)} = 33 \text{ pF}$, so $T_{(soft_{12V})} = 19.6 \text{ ms}$




APPLICATION INFORMATION

phase compensation for 12-V boost

The 12-V boost up converter is compensated to the phase margin. If the output components are changed, the phase margin will change. Therefore, the phase margin needs to be compensated. A resistor and capacitor should be connected in series from the PHASE_12V terminal to GND. If the inductor used is 22 μ H and the output capacitor is 10 μ F (ceramic), there is no need to compensate. The equivalent circuit of the 12-V boost is shown in Figure 45.







APPLICATION INFORMATION

auto PWM/SKIP

Auto PWM/SKIP function monitors the drain-source voltage of the low-side MOSFET.

In the PWM mode to SKIP mode, when output currents decrease, the negative voltage between LL to GND is decreasing. If this voltage is positive voltage to GND, the auto SKIP circuit detects the SKIP mode. After a fixed time, the controller changes to SKIP mode.

In the SKIP mode to PMW mode, when output currents increase, the positive voltage between LL to GND is decreasing. In the SKIP mode, the auto PWM detect circuit has an offset voltage of about 20 mV. If the positive voltage between LL to GND decreases and becomes negative beyond the offset voltage of the GND level, then the auto PWM circuit detects the PWM mode, and the controller changes to the PWM mode.




Figure 46. Timing Chart for the Auto PWM/SKIP Mode Function



APPLICATION INFORMATION

layout guidelines

Good power supply results will only occur when care is given to proper design and layout. Layout will affect noise pickup and generation yet cause a good design to perform with less than expected results. With a range of currents from milliamps to tens of amps, good power supply layout is much more difficult than most general PCB designs. The general design should proceed from the switching node to the output, then back to the driver section and, finally, parallel the low-level components. Below are several specific points to consider before the layout of a TPS5140 design begins.

- ANAGND and DRVGND should be isolated as much as possible.
- All sensitive analog components should reference to ANAGND. Terminals INV1/2/3, REF, CT, GND, SCP, and SOFTSTART1/2/3/12V should be placed in ANAGND.
- Ideally, all of the area under TPS5140 is also ANAGND.
- The source of the low-side MOSFETs should not be placed in the trace from ANAGND to DRVGND otherwise ANAGND is under the influence of output noise.
- The switch transitions in one channel may disturb the operation of other channels. So, the impedance between V_{CC} and GND wiring pattern should be as small as possible.
- The PCB is a four-layer pattern. This should be composed of power plane, power ground plane, signal ground plane, and signal plane.




Figure 47. SLVP172 Four Layer PCB Diagram



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

layout guidelines (continued)

- DRVGND will connect to the main ground plane, close to the source of the low-side MOSFET.
- OUTGND1/2/3 should be placed close to the source of low-side MOSFET.
- The parallel Schottky diode, the high frequency bypass capacitors for MOSFETs, and the source of the low-side MOSFETs should be placed as close to each other as possible.




Figure 48. SLVP172 Low-Side MOSFETs Diagram



APPLICATION INFORMATION

- Connections from the drivers to the gate of the power FETs should be as short and as wide as possible to reduce stray inductance. This becomes more critical if the external gate resistors are not being used. In addition, when dealing with current limit noise when using a MOSFET with a large input capacitance, a gate resistor should be inserted on the high side MOSFET to reduce the switching noise of the MOSFET.
- The connection from LL to the power FETs should be as short as and wide as possible.




Figure 49. Connections From the Drivers to the Gate Diagram



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

- The bypass capacitor for V_{CC} should be placed close to the TPS5140.
- The bulk storage capacitors across V_I should be placed close to the power FETs. High-frequency bypass
 capacitors should be placed in parallel with the bulk capacitors and connected close to the drain of the
 high-side FET and to the source of the low-side FET.
- Current limit set resistors must be connected to the drain of the high-side FET. A 0.1-µF capacitor should be placed in parallel with these resistors to align the phase between the drain of high-side FETs and the trip pin.




Figure 50. Bypass Capacitor Diagram



APPLICATION INFORMATION

- The capacitor for VREF5 should be placed close to the TPS5140.
- The bootstrap capacitor (connected from LH to LL) should be placed close to the TPS5140.
- LH and LL should be routed close to each other to minimize differential mode noise coupling to these traces.
- The VREF5 capacitor should be placed close to DRVGND.
- LH and LL should not be routed near the control pin area. (ex. INV, FB, REF, etc.)




Figure 51. VREF5 Capacitor Diagram



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

- The output voltage sensing trace should be isolated by either ground trace.
- The output voltage sensing trace should not be routed under the inductors on same layer of the PCB.
- The feedback components should be isolated from the output components such as MOSFETs, inductors, and output capacitors. Otherwise noise from the output components may couple into the feedback signal lines.
- The resistors for the output voltage set point should be connected to ANAGND.
- INV1/2/3 line should be as short as possible.




Figure 52. Output Voltage Diagram



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

FIXED PWM MODE EFFICIENCY FIXED PWM MODE EFFICIENCY 100 100 $V_{I} = 25 V$, V_O= 2.5 V 90 90 Efficiency % 80 Efficiency % 80 70 70 V_I = 7 V, 60 60 V_O= 2.5 V 50 50 0.5 1.5 2 0 1 0 0.5 1 1.5 2 IO - Output Current - A IO - Output Current - A Figure 53 Figure 54 **AUTO/SKIP MODE EFFICIENCY AUTO/SKIP MODE EFFICIENCY** 100 100 $V_{I} = 7 V$, $V_{I} = 25 V_{,}$ V_O= 2.5 V V_O= 2.5 V 90 90 Efficiency % Efficiency % 80 80 70 70 60 60 50 50 1.5 0.25 0.25 0.5 0.75 1 1.25 0.5 0.75 1 1.25 0 0 1.5 IO - Output Current - A IO - Output Current - A


APPLICATION INFORMATION

Figure 56




Figure 55

SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001










SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001










Figure 71





SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001







SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

2.5 V OUTPUT VOLTAGE RIPPLE




Figure 80

5 V OUTPUT VOLTAGE RIPPLE




Figure 82




Figure 81

12 V OUTPUT VOLTAGE RIPPLE




Figure 83



APPLICATION INFORMATION




Figure 84






Figure 86




Figure 85

3.3 V OUTPUT VOLTAGE LOAD TRANSIENT RESPONSE




Figure 87



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION





Figure 88



5 V OUTPUT VOLTAGE

Figure 89

Table 4. Bill of Materials

REF. PN		DESCRIPTION	MFG.	SIZE	
C01	Open	Capacitor, electrolytic, 330 µF, 35 V	Sanyo	10x10 mm	
C02	Standard	Capacitor, ceramic, 2200 pF		805	
C03	Standard	Capacitor, ceramic, 0.01 μF		805	
C04	Standard	Capacitor, ceramic, 56 pF		805	
C05	Standard	Capacitor, ceramic, 0.1 μF		805	
C06	Standard	Capacitor, ceramic, 0.022 μF		805	
C07	Standard	Open		805	
C08	Standard	Capacitor, ceramic, 0.01 μF		805	
C09	Standard	Capacitor, ceramic, 2200 pF		805	
C10	Standard	Capacitor, ceramic, 1.0 µF		805	
C11A	10TPB220M	Capacitor, POSCAP, 220 μF, 10 V	Sanyo	7.3x4.3 mm	
C11B	Open	Open, Capacitor, POSCAP	Sanyo	7.3x4.3 mm	
C12	Standard	Capacitor, ceramic, 0.1 μF		805	
C13	TMK325BJ475MN-B	Capacitor, ceramic, 4.7 µF		1210 (3225)	
C14	Standard	Capacitor, ceramic, 1.0 μF		805	
C15A	6TPB150M	Capacitor, POSCAP, 150 μF, 6.3 V	Sanyo	7.3x4.3 mm	
C15B	6TPB150M	Capacitor, POSCAP, 150 μF, 6.3 V	Sanyo	7.3x4.3 mm	
C16A	10TPB220M	Capacitor, POSCAP, 220 μF, 10 V	Sanyo	7.3x4.3 mm	
C16B	Open	Open, Capacitor, POSCAP	Sanyo	7.3x4.3 mm	



APPLICATION INFORMATION

Table 4. Bill of Materials (Continued)

REF.	PN	DESCRIPTION	MFG.	SIZE
C17	Standard	Capacitor, ceramic, 1.0 μF		805
C18	Standard	Capacitor, ceramic, 2200 pF		805
C19	Standard	Capacitor, ceramic, 0.01 μF		805
C20	TMK432BJ106MN	Capacitor, ceramic, 10 µF, 25 V, X5R	Taiyo Yuden	1812 (432)
C21	TMK432BJ106MN	Capacitor, ceramic, 10 µF, 25 V, X5R	Taiyo Yuden	1812 (432)
C22	Standard	Capacitor, ceramic, 0.01 μF		805
C23	Standard	Open		805
C24	TMK432BJ106MN	Capacitor, ceramic, 10 µF, 25 V, X5R	Taiyo Yuden	1812 (432)
C25	TMK432BJ106MN	Capacitor, ceramic, 10 µF, 25 V, X5R	Taiyo Yuden	1812 (432)
C26	TMK432BJ106MN	Capacitor, ceramic, 10 µF, 25 V, X5R	Taiyo Yuden	1812 (432)
C27	Standard	Capacitor, ceramic, 8200 pF		805
C28	Standard	Capacitor, ceramic, 8200 pF		805
C29	Standard	Capacitor, ceramic, 6800 pF		805
C30	Standard	Capacitor, ceramic, 0.1 μF		805
C31	Standard	Capacitor, ceramic, 0.1 μF		805
C32	Standard	Capacitor, ceramic, 0.1 μF		805
D1	MBR0540T1	Diode, Schottky, 40 V, 500 mA	Motorola	3.7x1.6 mm
D2	MBR0540T1	Diode, Schottky, 40 V, 500 mA	Motorola	3.7x1.6 mm
D3	MBR0540T1	Diode, Schottky, 40 V, 500 mA	Motorola	3.7x1.6 mm
D4	RB160L-40-TE25	Diode, Schottky, 40 V, 1 A	Rohm	4.5x2.6 mm
D5	EC31QS04	Diode, Schottky, 40 V, 3 A	Nihon Inter	5.0x2.5 mm
D6	EC31QS04	Diode, Schottky, 40 V, 3 A	Nihon Inter	5.0x2.5 mm
D7	EC31QS04	Diode, Schottky, 40 V, 3 A	Nihon Inter	5.0x2.5 mm
JP00~JP06	WL-8	Header, straight, 3-pin	Mac8	
JP8	WL-8	Header, straight, 3-pin	Mac8	
JP00~JP06 shunt	JS-1	Jumper socket	Mac8	
JP8 shunt	JS–1	Jumper socket	Mac8	
L1	CDRH127-100	Inductor, 10 μH, 5.4 A	Sumida	12x12 mm
L2	CDRH127-6R1	Inductor, 6.1 μH, 6.6 A	Sumida	12x12 mm
L3	CDRH125-100	Inductor, 10 μH, 4.0 A	Sumida	12x12 mm
L4	CDRH5D28-220	Inductor, 22 μH, 0.9 A	Sumida	5.7x5.7 mm
R01A	Standard	Resistor, 15 kΩ, 1%		805
R01B	Standard	Resistor, 18 kΩ, 1%		805
R02A	Standard	Resistor, 10 kΩ, 1%		805
R02B	Standard	Open		805
R03	Standard	Resistor, 470 Ω, 5%		805
R04	Standard	Resistor, 470 Ω, 5%		805
R05A	Standard	Resistor, 10 kΩ, 1%		805
R05B	Standard	Open		805
R06A	Standard	Resistor, 1.8 kΩ, 1%		805
R06B	Standard	Resistor, 10 kΩ, 1%		805
R07	Standard	Resistor, 10 kΩ, 1%		805



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

REF.	PN DESCRIPTION		MFG.	SIZE	
R08	Standard	Resistor, 24 kΩ, 1%		805	
R09	Standard	Resistor, 18 kΩ, 1%		805	
R10A	Standard	Resistor, 2 kΩ, 1%		805	
R10B	Standard	Resistor, 16 kΩ, 1%		805	
R11A	Standard	Resistor, 10 kΩ, 1%		805	
R11B	Standard	Open		805	
R12	Standard	Resistor, 470 Ω, 5%		805	
R13	Standard	Resistor, 100 kΩ, 5 %		805	
R14	Standard	Open		805	
R16	Standard	Resistor, 100 kΩ, 5 %		805	
R17	Standard	Open		805	
R19	Standard	Resistor, 15 Ω, 5 %		805	
R22	Standard	Resistor, 15 Ω, 5 %		805	
R24	Standard	Resistor, 15 Ω, 5 %		805	
R25	Standard	Resistor, 220 Ω, 5 %		805	
R26	Standard	Resistor, 470 Ω, 5 %		805	
R27	Standard	Resistor, 100 Ω, 5 %		805	
Q01~Q06	FDS6612A	Transistor, MOSFET, N-ch, 30 V, 8.4 A, 26 mΩ Fairchild		SO-8	
U1	TPS5140	IC, Quad controller	TI	TQFP	

Table 4. Bill of Materials (Continued)

Table 5. Vendor and Source Information


MATERIAL	SOURCE	PART NUMBER	DISTRIBUTORS
MOSFETS (Q01–Q06)	In EVM design	FDS6612A (Fairchild)	Local Distributor
103FE13 (Q01-Q00)	Second source	IRF9410 (International Rectifier)	
MAIN DIODES (D5 – D7)	In EVM design	EC31QS04 (Nihon Inter)	81–3–3342–5407
CERAMIC CAPACITORS (C20, C21, C24 , C25, C26)	In EVM design	TMK432BJ106MN (Taiyo Yuden)	http://www.t-yuden.com http://www.yuden.co.jp
INDUCTORS (L1 – L4)	In EVM design	CDRH125–100 CDRH127–6R1 CDRH127–100 CDRH5D28–220 (Sumida)	http://www.sUmida.com



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout



Top Layer Figure 90. EVM Top Layer



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout (continued)




Figure 91. EVM Second Layer



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout (continued)




Figure 92. EVM Third Layer



SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout (continued)




Figure 93. EVM Bottom Layer (Top View)




SLVS305A - DECEMBER 2000 - REVISED JANUARY 2001

MECHANICAL DATA

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS5140PAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
TPS5140PAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
TPS5140PAGRG4	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated