## 8-bit Proprietary Microcontroller

## CMOS

# F²MC-8L MB89980 Series 

## MB89983/P985/PV980

## DESCRIPTION

The MB89980 series is a line of the general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as an LCD controller/driver, an A/D converter, timers, remote control transmission output, buzzer output, PWM timers, and external interrupts.

## FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory size: 8-Kbyte ROM, 256-byte RAM (max.)
- Minimum execution time: $0.95 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$
- I/O ports: max. 47 channels (max. 13 high-current type)
- 21-bit time-base counter
- 8/16-bit timer/counter: 8 bit x 2 channels or 16 -bit x 1 channels
- External interrupts (wake-up function): Four channels with edge selection plus eight level-interrupt channels
- 8 -bit A/D converter: 4 channels
- 8-bit PWM timers: 2 channels
- Watch prescaler ( 15 bits)
- LCD controller/driver: 14 segments $\times 4$ commons (max. 56 pixels)
- LCD driving reference voltage generator
- Remote control transmission output
- Buzzer output
- Power-on reset function (option)
- Low-power consumption modes (stop, sleep, and watch mode)
- CMOS technology


## PACKAGE



PRODUCT LINEUP

| Part number <br> Parameter | MB89983 | MB89P985 | MB89PV980 |
| :---: | :---: | :---: | :---: |
| Classification | Mass production products (mask ROM products) | One-time PROM product (OTP) | Piggyback/evaluation product (for development) |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (Internal PROM) | $32 \mathrm{~K} \times 8$ bits (External ROM) |
| RAM size | $256 \times 8$ bits | $512 \times 8$ bits |  |
| CPU functions | Number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.95 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$ <br> Interrupt processing time: $9 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$ |  |  |
| Ports |  |  |  |
| Timer/counter | 8-bit timer operation (toggled output capable, operating clock cycle $1.9 \mu \mathrm{~s}$ to $486 \mu \mathrm{~s}$ ) 16-bit timer operation (toggled output capable, operating clock cycle $1.9 \mu \mathrm{~s}$ to $486 \mu \mathrm{~s}$ ) |  |  |
| LCD controller/driver | Common output: 4 (max.) <br> Segment output: 14 (max.) ${ }^{2}$ <br> Bias power supply pins: 4 <br> LCD display RAM size: $14 \times 4$ bits <br> Dividing resistor for LCD driving: Built-in (an external resistor <br>  selectability) |  |  |
| A/D converter | 8-bit resolution $\times 4$ channels <br> A/D conversion mode (conversion time $43 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$ ( 44 instruction cycles)) <br> Sense mode (conversion time $11.9 \mu \mathrm{~s} / 4.2 \mathrm{MHz}$ ) <br> Continuous activation by an internal timer capable <br> Reference voltage input |  |  |
| PWM timer 1, PWM timer 2 | 8 bits $\times 2$ channels <br> 8 -bit reload timer operation (toggled output capable, operating clock cycle: $0.95 \mu$ s to 124 ms ) <br> 8-bit resolution PWM operation (conversion cycle: $243 \mu \mathrm{~s}$ to 32 s ) |  |  |

(Continued)
(Continued)

| Part number <br> Parameter | MB89983 | MB89P985 | MB89PV980 |
| :---: | :---: | :---: | :---: |
| External interrupt 1 (wake-up function) | 4 independent channels (edge selectability) Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.) |  |  |
| External interrupt 2 | "L" level interrupts $\times 8$ channels |  |  |
| Buzzer output | 1 (7 frequencies are selectable by the software.) |  |  |
| Remote control transmission output | 1 (Pulse width and cycle are software selectable.) |  |  |
| Standby modes | Subclock mode, sleep mode, stop mode, and watch mode |  |  |
| Process | CMOS |  |  |
| Operating voltage ${ }^{+1}$ | 2.2 V to 6.0 V 2.7 V to 6.0 V |  |  |

*1: Varies with conditions such as the operating frequency. (The operating voltage of the $A / D$ converter is assured separately. See section " Electrical Characteristics.")
*2: See section "■ Mask Options."
■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89983 | MB89P985 | MB89PV980 |
| :---: | :---: | :---: | :---: |
| FPT-64P-M09 | $\bigcirc$ | $\bigcirc$ | $\times$ |
| FPT-64P-M03 | $\bigcirc$ | $\bigcirc$ | $\times$ |
| MQP-64C-P01 | $\times$ | $\times$ | $\bigcirc$ |

$O$ : Available $\times$ :Not available
Note: For more information about each package, see section "■ Package Dimensions."

## MB89980 Series

## DIFFERENCES AMONG PRODUCTS

## 1．Memory Size

Before evaluating using the piggyback product，verify its differences from the product that will actually be used． Take particular care on the following points：
－The stack area，etc．，is set at the upper limit of the RAM．

## 2．Current Consumption

－In the case of the MB89PV980，add the current consumed by the EPROM which is connected to the top socket．
－When operated at low speed，the product with an OTPROM（one－time PROM）or an EPROM will consume more current than the product with a mask ROM．
However，the current consumption in the sleep／stop modes is the same．（For more information，see section ＂■ Electrical Characteristics．＂）

## 3．Mask Options

Functions that can be selected as options and how to designate these options vary by the product．
Before using options check section＂⿴囗⿰丨丨⿱一⿴囗十一 Mask Options．＂
Take particular care on the following points：
－A pull－up resistor is not selectable for P 40 to P 47 and P 60 to P 65 if they are used as LCD pins．
－A pull－up resistor is not selectable for P50 to P53 if they are used as analog input．

## 4．Pull－up resistor

Pull－up resisitors of MB89P985 and MB89PV980 are selected by pull－up control registor（Port 0，1，5），but there are no pull－up resistor for Port 2， 4 and 6 in MB89P985 and MB89PV980．
ALL pull－up resistor of MB89983 are selected by mask option（Port 0，1，2，4，5，6）

## 5．Segment／Common port

The Segment／Port ，Common／Port output in MB89P985 and MB89PV980 are selected by control register，LCR2．
The Segment／Port ，Common／Port output in MB89983 are selected by mask option．

## MB89980 Series

## PIN ASSIGNMENT


*1: Heavy-current drive type
*2: When the dual clock system is selected
*3, *4, *5, *6: Selected using mask option in MB89983, but selected by software in MB89P985 and MB89PV980.

*1: Heavy-current drive type
*2: When the dual clock system is selected
*3, *4,*5, *6: Selected using mask option in MB89983, but selected by software in MB89P985 and MB89PV980.

- Pin assignment on package top (MB89PV980 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | N.C. | 73 | A2 | 81 | N.C. | 89 | OE |
| 66 | VPP | 74 | A1 | 82 | O4 | 90 | N.C. |
| 67 | A12 | 75 | A0 | 83 | O5 | 91 | A11 |
| 68 | A7 | 76 | N.C. | 84 | O6 | 92 | A9 |
| 69 | A6 | 77 | O1 | 85 | O7 | 93 | A8 |
| 70 | A5 | 78 | O2 | 86 | O8 | 94 | A13 |
| 71 | A4 | 79 | O3 | 87 | $\overline{\text { CE }}$ | 95 | A14 |
| 72 | A3 | 80 | Vss | 88 | A10 | 96 | Vcc |

N.C.: Internally connected. Do not use.

## MB89980 Series

PIN DESCRIPTION

| Pin no. |  | Pin name | I/O circuit type |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP }^{\star 1} \\ \text { QFP }^{\star 2} \end{gathered}$ | MQFP*3 |  | MB89983 | MB89P985 <br> MB89PV980 |  |
| 22 23 | 23 24 | X0 | A |  | Crystal or other resonator connector pins for the main clock <br> The external clock can be connected to X 0 . When this is done, be sure to leave X1 open. <br> CR oscillation selectability in model with a mask ROM only. |
| 20 | 21 | MOD0 | C |  | A hysteresis input type |
| 21 | 22 | MOD1 |  |  | Memory access mode setting pins Connect directly to VSS. |
| 19 | 20 | RST | D |  | Reset I/O pin <br> This pin is an N -ch open-drain output type with a pullup resistor, and a hysteresis input type. " L " is output from this pin by an internal reset request (optional). The internal circuit is initialized by the input of " $L$ ". |
| 14 to 15 | 15 to 16 | $\begin{aligned} & \text { P00/INT20 to } \\ & \text { P01/INT21 } \end{aligned}$ | E | F | General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input. |
| 25 to 30 | 26 to 31 | $\begin{aligned} & \text { P02/INT22 to } \\ & \text { P07/INT27 } \end{aligned}$ | E | F | General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input. |
| 31 to 34 | 32 to 35 | P10/INT10 to P13/INT13 | E | F | General-purpose I/O ports Also serve as input for external interrupt 1 input (wake-up function). External interrupt 1 input is hysteresis input. |
| 35 to 38 | 36 to 39 | P14 to P17 | G | H | General-purpose I/O ports |
| 39 | 40 | P20/EC | $J$ | K | N-ch open-drain general-purpose I/O port Also serve as the external clock input for the 8/16-bit timer/counter. <br> The peripheral is a hysteresis input. |
| 40 | 41 | P21 | L | M | N-ch open-drain general-purpose I/O port |
| 41 | 42 | P22/TO | L | M | N-ch open-drain general-purpose I/O port Also serves as an 8/16-bit timer/counter output. |
| 42 | 43 | P23 | L | M | N -ch open-drain general-purpose I/O port |
| 43 | 44 | P24/RCO | L | M | N -ch open-drain general-purpose I/O port Also serves as Remote control output. |
| 44 to 45 | 45 to 46 | P25 to P26 | L | M | N-ch open-drain general-purpose I/O port |
| 46 | 47 | P27/PWM2 | L | M | N-ch open-drain general-purpose I/O port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 2. |

(Continued)
*1: FPT-64P-M03
*2: FPT-64P-M09
*3: MQP-64C-P01
(Continued)

| Pin no . |  | Pin name | 1/O circuit type |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP }^{* 1} \\ \text { QFP }^{* 2} \end{gathered}$ | MQFP*3 |  | MB89983 | MB89P985 MB89PV980 |  |
| 16 | 17 | $\begin{gathered} \text { P30/PWM1/ } \\ \text { BZ } \end{gathered}$ | 1 |  | General-purpose CMOS Output port Also serves as the square wave or PWM wave output for the 8 -bit PWM timer 1 , or buzzer output.. |
| 17 | 18 | P31 | S |  | General-purpose CMOS Input port (Hysteresis input type) |
|  |  | X0A |  | B | Crystal or other resonator connector pins for the subclock <br> (Subclock: 32.768 kHz ) <br> The external clock can be connected to XOA. When this is done, Be sure to leave X1A open. |
| 18 | 19 | P32 | S |  | General-purpose CMOS Input port (Hysteresis input type) |
|  |  | X1A | B |  | Crystal or other resonator connector pins for the subclock <br> (Subclock: 32.768 kHz ) <br> The external clock can be connected to XOA. When this is done, Be sure to leave X1A open. |
| 7 to 10 | 8 to 11 | P50/AN0 to P53/AN3 | P | Q | N -ch open-drain general-purpose output ports Also serve as the analog input for the $A / D$ converter. |
| 57 to 64 | 58 to 64 and 1 | $\begin{aligned} & \text { P40/SEG0 to } \\ & \text { P47/SEG7 } \end{aligned}$ | N/O | T/O | N-ch open-drain general-purpose output ports (High current type) <br> Also serve as an LCD controller/driver segment output. |
| 1 to 2 | 2 to 3 | $\begin{gathered} \text { P60/SEG8 } \\ \text { to } \\ \text { P61/SEG9 } \end{gathered}$ | N/O | T/O | N-ch open-drain general-purpose output ports (High-current type) <br> Also serve as an LCD controller/driver segment output. |
| 3 to 6 | 4 to 7 | $\begin{gathered} \text { P62/SEG10 } \\ \text { to } \\ \text { P65/SEG13 } \end{gathered}$ | N/O | T/O | N -ch open-drain general-purpose output ports Also serve as an LCD controller/driver segment output. |
| 54, 55 | 55, 56 | P70/COM2, P71/COM3 | N/O | T/O | N -ch open-drain general-purpose output ports Also serve as an LCD controller/driver common output. |
| 52, 53 | 53, 54 | $\begin{aligned} & \text { COM0, } \\ & \text { COM1 } \end{aligned}$ |  | O | LCD controller/driver common output |

(Continued)
*1: FPT-64P-M03
*2: FPT-64P-M09
*3: MQP-64C-P01
(Continued)

| Pin no. |  |  | I/O circuit type | Function |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| LQFP*1 <br> QFP2*2 | MQFP*3 |  |  |  |  |
| 47,48, <br> 50,51 | 48,49 <br> 51,52 | V0 to V3 | - | - | LCD driving power supply pins. |
| 56 | 57 | Vcc | - | - | Power supply pin |
| 24,49 | 25,50 | Vss | - | - | Power supply (GND) pin |
| 11 | 12 | AVcc | - | - | A/D converter power supply pin |
| 12 | 13 | AVR | - | - | A/D converter reference voltage input pin |
| 13 | 14 | AVss | - | - | A/D converter power supply pin <br> Use this pin at the same voltage as VSS. |

*1: FPT-64P-M03
*2: FPT-64P-M09
*3: MQP-64C-P01

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | Main clock (main clock crystal oscillator) <br> - At an oscillation feedback resistor of approximately 1 $\mathrm{M} \Omega / 5.0 \mathrm{~V}$ <br> - CR oscillation is selectable for MB89983 only |
| B |  | Subclock (subclock crystal oscillator) <br> - At an oscillation feedback resistor of approximately 4.5 $\mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
| C | $\sum_{\pi}^{\infty} \infty$ | - Hysteresis input <br> - At a pull-down resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |
| D |  | - At an output pull-up resistor (P-ch) of approximately 50 k $\Omega / 5.0 \mathrm{~V}$ <br> - Hysteresis input |
| E |  | - CMOS output <br> - CMOS input <br> - The peripheral is a hysteresis input type. <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resistor is selected by mask option. |
| F |  | - CMOS output <br> - CMOS input <br> - The peripheral is a hysteresis input type. <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resisitor is selected by pull-up control register |

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resistor is selected by mask option. |
| H |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resisitor is selected by pull-up control register |
| 1 |  | - CMOS output |
| J |  | - N-ch open-drain output <br> - CMOS input <br> - The peripheral is a hysteresis input type. <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resistor is selected by mask option. |
| K |  | - N-ch open-drain output <br> - CMOS input <br> - The peripheral is a hysteresis input type. |
| L |  | - N-ch open-drain output <br> - CMOS input <br> - P21, P26, and P27 are a heavy-current drive type. <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resistor is selected by mask option. |

(Continued)
(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| M |  | - N-ch open-drain output <br> - CMOS input <br> - P21, P26, and P27 are a heavy-current drive type. |
| N |  | - N-ch open-drain output <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resistor is selected by mask option. |
| 0 |  | - LCD controller/driver common/segment output |
| P |  | - N-ch open-drain output <br> - Analog input (A/D converter) <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resistor is selected by mask option. |
| Q |  | - N -ch open-drain output <br> - Analog input (A/D converter) <br> - Pull-up resistor is approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Pull-up resisitor is selected by pull-up control register |
| S | $\square$ | - Hysteresis input |
| T |  | - N-ch open-drain output |

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc to Vss.
When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( AV cc and AVR ) and analog input from exceeding the digital power supply ( $\mathrm{V} c c$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D Converters

Connect to be $\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}$ and $\mathrm{AV} \mathrm{ss}=\mathrm{AVR}=\mathrm{V}_{\mathrm{ss}}$ even if the $\mathrm{A} / \mathrm{D}$ converters are not in use.
4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V cc ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

## 7. Treatment of two Vss pins

Two Vss pins should be connected together externally.

## 8. Treatment of input port pins in standby mode

To avoid current leakage, it is recommended to remain a known logic level of input port pins during the standby mode.

## MB89980 Series

## - PROGRAMMING TO THE EPROM ON THE MB89P985

The MB89P985 is an OTPROM version of the MB89980 series.

## 1. Features

- 16-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in EPROM mode is diagrammed below.


## 3. Programming to the EPROM

In EPROM mode, the MB89P985 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 4000 н to 7 FFFн
(note that addresses $\mathrm{COOOH}_{\mathrm{H}}$ to FFFFH while operating as a single chip assign to $400 \mathrm{O}_{\mathrm{H}}$ to 7 FFFH in EPROM mode).
(3) Program with the EPROM programmer.

## HANDLING THE MB89P985

## 1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure.


## 2. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 3. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter |
| :---: | :---: |
| FPT-64P-M03 | TBD |
| FPT-64P-M09 | TBD |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## MB89980 Series

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

## 1. EPROM for Use

MBM27C256A-20TV

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :---: | :--- |
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## 3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0000 н to 7 FFFн.
(3) Program to 0000 to 7 FFFH with the EPROM programmer.

## BLOCK DIAGRAM



## MB89980 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89980 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89980 series is structured as illustrated below.


## 2. Registers

The F${ }^{2}$ MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator $(A)$ : A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator $(\mathrm{T})$ : A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 18-bit data processing instruction, the lower byte is used.
Index register (IX): A 16-bit register for index modification
Extra pointer (EP): A 16-bit pointer for indicating a memory address
Stack pointer (SP): A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code


The PS can further be divide into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## Structure of the Program Status Register



## MB89980 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area

|  |  |  |  |  |  |  |  |  |  |  | RP |  |  | Lower | OP | codes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | "0" | "0" | "0" | "0" | "0" | "0" | "0" | "1" | R4 | R3 | R2 | R1 | R0 | b2 | b1 | b0 |
|  | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| Generated addresses | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1 . Interrupt is prohibited when the flag is set to 0 . Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 | 2 | $\vdots$ |
| 1 | 0 | 3 | Low $=$ no interrupt |
| 1 | 1 |  |  |

N -flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0 .
Z-flag: Set when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set the shift-out value in the case of a shift instruction.

## MB89980 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89983 (RAM $256 \times 8$ bits). Up to a total of 32 banks can be used on the MB89P985 and MB89PV980 (RAM $512 \times 8$ bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

Register Bank Configuraiton


## MB89980 Series

- I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00H | R/W | PDR0 | Port 0 data register |
| 01H | W | DDR0 | Port 0 data direction register |
| 02H | R/W | PDR1 | Port 1 data register |
| 03H | W | DDR1 | Port 1 data direction register |
| 04H | R/W | PDR2 | Port 2 data register |
| 05H | W | DDR2 | Port 2 data direction register |
| 06H |  |  | (Vacancy) |
| 07H | R/W | SYCC | System clock control register |
| 08H | R/W | STBC | Standby control register |
| 09H | R/W | WDTC | Watchdog timer control register |
| OAH | R/W | TBTC | Timebase timer control register |
| OBH | R/W | WPCR | Watch prescaler control register |
| OCH | R/W | PDR3 | Port 3 data register |
| ODH |  |  | (Vacancy) |
| OEH | R/W | PDR4 | Port 4 data register |
| 0FH | R/W | PDR5 | Port 5 data register |
| 10H | R/W | BZCR | Buzzer register |
| 11H |  |  | (Vacancy) |
| 12 H | R/W | PDR6 | Port 6 data register |
| 13H | R/W | PDR7 | Port 7 data register |
| 14H | R/W | RCR1 | Remote control transmission register 1 |
| 15H | R/W | RCR2 | Remote control transmission register 2 |
| 16 H to 17H |  |  | (Vacancy) |
| 18H | R/W | T2CR | Timer 2 control register |
| 19H | R/W | T1CR | Timer 1 control register |
| 1 AH | R/W | T2DR | Timer 2 data register |
| 1BH | R/W | T1DR | Timer 1 data register |
| 1-CH-1DH |  |  | (Vacancy) |
| 1 EH | R/W | CNTR1 | PWM 1 control register |
| 1 FH | W | COMR1 | PWM 1 compare register |
| 20H | R/W | CNTR2 | PWM 2 control register |
| 21H | W | COMR2 | PWM 2 compare register |
| 22 H to 2CH |  | (Vacancy) |  |
| 2DH | R/W | ADC1 | A/D control register 1 |
| 2EH | R/W | ADC2 | A/D control register 2 |
| 2FH | R/W | ADCD | A/D data register |
| 30 H | R/W | EIE1 | External interrupt 1 control register |
| 31 H | R/W | EIF1 | External interrupt 1 flag register |

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 32H | R/W | EIE2 | External interrupt 2 control register |
| 33H | R/W | EIF2 | External interrupt 2 flag register |
| 34 H to 3FH |  |  | (Vacancy) |
| 40H | R/W | PURR0 | Pull-up control register 0 (For MB89P985/PV980 only) |
| 41H | R/W | PURR1 | Pull-up control register 1 (For MB89P985/PV980 only) |
| 42H | R/W | PURR5 | Pull-up control register 5 (For MB89P985/PV980 only) |
| 43 H to 5FH |  |  | (Vacancy) |
| 60 H to 66H | R/W | VRAM | Display RAM |
| 67 H to 71H |  |  | (Vacancy) |
| 72 H | R/W | LCR1 | LCD control register 1 |
| 73H | R/W | LCR2 | LCD control register 2 (For MB89P985/PV980 only) |
| 74H to 7BH |  |  | (Vacancy) |
| 7 CH | W | ILR1 | Interrupt level setting register 1 |
| 7DH | W | ILR2 | Interrupt level setting register 2 |
| 7EH | W | ILR3 | Interrupt level setting register 3 |
| 7FH | Access prohibited | ITR | Interrupt test register |

## Notes: Do not use vacancies.

Notes: Read/write access symbols :
R/W : Readable and writable
R : Read-only
W : Write-only

## MB89980 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(Continued)
(Continued)
$\left(\mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| "H" level average output current | lohav1 | - | -2 | mA | All pins except P30 and power supply pins <br> Average value (operating current $\times$ operating rate) |
|  | lohav2 | - | -4 | mA | P30 <br> Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | Г он | - | -50 | mA | Peak value |
| " H " level total average output current | $\sum$ lohav | - | -10 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | PD | - | 300 | mW |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

Precautions: Parmanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Recommended Operating Conditions
$\left(\mathrm{A} \mathrm{V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | $2.2{ }^{* 1}$ | $6.0{ }^{+1}$ | V | Normal operation assurance range ${ }^{* 1}$ |
|  |  | $2.2{ }^{* 1}$ | 4.0 | V | Dual-clock mask ROM products |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
|  | AVR | 2.0 | AV ${ }_{\text {cc }}$ | V | Normal operation assurance range |
| LCD power supply voltage | V0 to V3 | Vss | Voc | V | V0 to V3 pins <br> LCD power supply range <br> (The optimum value dependent on the LCD element in use.) |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*1: The minimum operating power supply voltage varies with the execution time (instruction cycle time) setting for the operating frequency.
A/D converter assurance accuracy varies with the operating power supply voltage.


Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figures 1 indicate the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{F}_{\text {cн }}$.
Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

Warning: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely reliability and could result in device failure.
No warranty is made with respect to uses, operating condition, or combination not represented on the datasheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB89980 Series

## 2. DC Characteristics

(1) Pin DC characteristics ( $\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\text {IH }}$ | P00 to P07, P10 to P17, P20 to P27 | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | V ${ }_{\text {Hs }}$ | $\overline{\mathrm{RST}}$. MODO, MOD1, EC, INT10 to INT13, INT20 to INT27 |  | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
| "L" level input voltage | VIL | P00 to P07, P10 to P17, P20 to P27 |  | Vss -0.3 | - | 0.3 Vcc | V |  |
|  | Vıs | RST, MOD0, MOD1, EC, INT10 to INT13, INT20 to INT27 |  | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | $V_{01}$ | $\begin{aligned} & \text { P20 to P27 } \\ & \text { P40 to P47, } \\ & \text { P60 to P65 } \end{aligned}$ |  | Vss -0.3 | - | Vss +6.0 | V | P20 to P27, P40 to P47, and P60 to P65 without pullup resistor only |
|  | V 02 | P50 to P53 |  | Vss - 0.3 | - | Vcc +0.3 | V |  |
| " H " level output voltage | Vor1 | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17 } \end{aligned}$ | $\mathrm{loH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
|  | Vон2 | P30 | $1 \mathrm{OH}=-6.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | VoL1 | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P30 } \end{aligned}$ | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vol2 | $\begin{aligned} & \text { P20, P22 to P25, } \\ & \text { P50 to P53, } \\ & \text { P62 to P65, } \\ & \text { P70 to P71 } \end{aligned}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Voı3 | $\begin{aligned} & \text { P21, P26, P27, } \\ & \text { P40 to P47, } \\ & \text { P60, P61 } \end{aligned}$ | $\mathrm{loL}=8.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vol4 | $\overline{\mathrm{RST}}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | l | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { MOD0, MOD1, P30 } \end{aligned}$ | $0.45 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |

(Continued)

## MB89980 Series

(Continued)
$\left(\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Open-drain output leakage current | Lo1 | $\begin{aligned} & \text { P20 to P27, } \\ & \text { P40 to P47, } \\ & \text { P60 to P65, } \\ & \text { P70, P71 } \end{aligned}$ | $0.45 \mathrm{~V}<\mathrm{V}_{1}<6.0 \mathrm{~V}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
|  | ILo2 | P50 to P53 | 0.45 V $<V_{1}<V_{c c}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Reull | P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P53, P60 to P65, RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ | With pull-up resistor |
| Common output impedance | Rvcom | COM0 to COM3 | V 1 to $\mathrm{V} 3=+5.0 \mathrm{~V}$ | - | - | 2.5 | k $\Omega$ |  |
| Segment output impedance | Ruseg | SEG0 to SEG13 |  | - | - | 15 | k $\Omega$ |  |
| LCD divided resistance | Rıco | - | Between Vcc and V0 | 300 | 500 | 750 | k $\Omega$ |  |
| LCD controller/driver leakage current | lıcol | V0 to V3, COM0 to COM3, SEG0 to SEG13 | - | - | - | $\pm 1$ | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than Vcc, Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

Note: For pins which serve as the segment (SEG0 to SEG13) and ports (P40 to P47, P50 to P53, and P60 to P65), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments.

## MB89980 Series

(2) Pin DC Characteristics ( $\mathrm{V} \mathrm{cc}=+3.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level output voltage | Vон1 | P00 to P07, P10 to P17 | $\mathrm{OH}=-1.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
|  | Vон2 | P30 | $1 \mathrm{OH}=-3.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
| "L" level output voltage | Volı | P00 to P07, P10 to P17, P20 to P27, P30, P50 to P53, P62 to P65, P70 to P71 | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vot2 | $\overline{\text { RST }}$ | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vоı3 | P21, P26, P27 P40 to P47, <br> P60, P61 | $\mathrm{loL}=3.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P53, P60 to P65, P70 to P71 RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 50 | 100 | 150 | k $\Omega$ | With pull-up resistor |

## MB89980 Series

(3) Power Supply Current Characteristics (MB89983)

| $\left(\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{*}$ | Icc1 | Vcc | $\begin{aligned} & \mathrm{F}_{\mathrm{CH}}=4.2 \mathrm{MHz}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \text { tinst }^{2}=4 / \mathrm{F}_{\mathrm{CH}} \\ & \text { Main clock operation mode } \end{aligned}$ | - | 5.0 | 10.0 | mA | MB89983 |
|  | Icc2 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{CH}}=4.2 \mathrm{MHz}, \mathrm{~V} \mathrm{VC}=3.0 \mathrm{~V} \\ & \text { tinst }^{2}=64 / \mathrm{FcH} \\ & \text { Main clock operation mode } \end{aligned}$ | - | 1.5 | 2.0 | mA |  |
|  | Iccl |  | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=2 / \mathrm{FcL} \end{aligned}$ <br> Subclock operation mode | - | 0.05 | 0.1 | mA |  |
|  | Iccs 1 |  | $\begin{aligned} & \text { Fof }=4.2 \mathrm{MHz}, \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=4 / \mathrm{Fch} \\ & \text { Main clock sleep mode } \end{aligned}$ | - | 2.5 | 5.0 | mA |  |
|  | Iccs2 |  | $\begin{aligned} & \mathrm{Fch}=4.2 \mathrm{MHz}, \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=64 / \mathrm{FcH} \\ & \text { Main clock sleep mode } \end{aligned}$ | - | 1.0 | 1.5 | mA |  |
|  | Iccsl |  | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \mathrm{Vcc}=3.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=2 / \mathrm{FcL} \\ & \text { Subclock sleep mode } \end{aligned}$ | - | 25 | 50 | $\mu \mathrm{A}$ |  |
|  | Icct |  | $\text { FcL }=32.768 \mathrm{kHz}, \mathrm{~V} \mathrm{Cc}=3.0 \mathrm{~V}$ Watch mode | - | 10 | 15 | $\mu \mathrm{A}$ |  |
|  | ICCH |  | $\mathrm{T}_{\mathrm{A}}=+25 \times \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ Stop mode | - | 0.1 | 1.0 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\mathrm{A}}$ | AVcc | $\mathrm{F}_{\mathrm{CH}}=4.2 \mathrm{MHz}, \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | - | 1.0 | 3.0 | mA | When A/D conversion is activated |

*1: The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage).
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 4. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| RST "L" pulse width | tzızH | - | 48 txcyl | - | ns |  |
| RST "H" pulse width | tzHzL |  | 24 txcyL | - | ns |  |


(2) Power-on Reset
(Vss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | - | - | 50 |  | ms |
| Power supply cut-off time | tofF | Due to repeated <br> operations |  |  |  |  |

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.
$\square$

## MB89980 Series

(3) Clock Timing


Main Clock Timing and Conditions


## Main Clock Conditions



When an external clock is used
When the CR


## Subclock Timing and Conditions



## Subclock Conditions


(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | $\begin{aligned} & \text { 4/Fсн, 8/Fсн, 16/Fсн, } \\ & 64 / \mathrm{Fch}_{\text {ch }} \end{aligned}$ | $\mu \mathrm{s}$ | $\left(4 / \mathrm{FCH}_{\text {che }}\right)$ tinst $=1.0 \mu \mathrm{~s}$ at $\mathrm{F}_{\text {ch }}=4 \mathrm{MHz}$ |
|  |  | 2/Fcı | $\mu \mathrm{s}$ | tinst $=62 \mu \mathrm{~s}$ at $\mathrm{FcL}=32.768 \mathrm{kHz}$ |

## MB89980 Series

(5) Peripheral Input Timing

| Parameter | Symbol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tııн1 | INT10 to INT13, EC | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | thill |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 2 | tııн2 | INT20 to INT27 | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 2 | thill |  | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89980 Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 8 | bit |  |
| Total error |  |  | $A V R=A V c c$ | - | - | $\pm 1.5$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 1.0$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 0.9$ | LSB |  |
| Zero transition voltage | Vot |  |  | AV ss - 1.0 LSB | AVss + 0.5 LSB | AVss + 2.0 LSB | mV |  |
| Full-scale transition voltage | Vfst |  |  | AVR - 3.0 LSB | AVR - 1.5 LSB | AVR | mV |  |
| Interchannel disparity | - |  |  | - | - | 0.5 | LSB |  |
| A/D mode conversion time |  |  | - | - | 44 tinst | - | ms |  |
| Sense mode conversion time |  |  |  | - | 12 tinst | - | ms |  |
| Analog port input current | lat | ANO to AN3 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - |  |  | 0.0 | - | AVR | V |  |
| Reference voltage | - | AVR |  | 2.0 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | $\mathrm{AVR}=5.0 \mathrm{~V},$ <br> when $A / D$ <br> conversion is activated | - | 100 | - | $\mu \mathrm{A}$ |  |
|  | lRH |  | AVR $=5.0 \mathrm{~V}$, when $A / D$ conversion is stopped | - | - | 1 | $\mu \mathrm{A}$ |  |

## (1) A/D Glossary

- Resolution

Analog changes that are identifiable with the $A / D$ converter.
When the number of bits is 8 , analog voltage can be divided into $2^{8}=256$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("0000 0000" $\leftrightarrow$ "0000 0001") with the full-scale transition point ("1111 1111" $\leftrightarrow$ "1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values


## (2) Precautions

## - Input impedance of analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \mathrm{k} \Omega$ ).
Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \mu \mathrm{~F}$ for the analog input pin.


## - Error

The smaller the $\mid A V R-A V$ ss $\mid$, the greater the error would become relatively.

## MB89980 Series

## EXAMPLE CHARACTERISTICS

## 1. "L" Level Output Voltage



## 2. "H" Level Output Voltage



## MB89980 Series

## 3. "H" Level Input Voltage/"L" level Input Voltage



## 4. Power Supply Current (External Clock)


(Continued)
(Continued)

(Continued)

## MB89980 Series

(Continued)

(Continued)

## 5. Pull-up Resistance



## ■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation for instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i $=0$ to 7 ) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:
Mnemonic: Assembler notation of an instruction
~: Number of instructions
\#: Number of bytes
Operation: Operation of an instruction
TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | ( (IX) +off ) $\leftarrow$ (A) | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $(\mathrm{ext}) \leftarrow$ (A) | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(\mathrm{A})$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow \mathrm{d} 8$ | AL | - | - | + | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow($ (IX) +off) | AL | - | - | + | 06 |
| MOV A,ext | 4 | 3 | (A) $\leftarrow($ ext) | AL | - | - | + | 60 |
| MOV A,@A | 3 | 1 | $(A) \leftarrow((A))$ | AL | - | - | + | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}\text { (EP) }\end{array}\right)$ | AL | - | - | + +-- | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | ( (ir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | ( (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),(\mathrm{dir}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | AL | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(A) \leftarrow d 16$ | AL | AH | dH | + + -- | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow$ (dir), $(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off}), \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1) \end{aligned}$ | AL | AH | dH | + + - | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A}),(\mathrm{AL}) \leftarrow((\mathrm{A}) \mathrm{)}+1)$ | AL | AH | dH | + + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP})),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E5 |
| SWAP | 2 |  | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - |  | A0 to A7 |
| XCH A,T | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A, T | 3 |  | (A) $\leftrightarrow(T)$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 |  | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A, PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | - | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | N Z V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (IX) +off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | $++++$ | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(A) \leftarrow(A)+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(R i) \leftarrow(R i)-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(A) \leftarrow(A L) \times(T L)$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\longrightarrow C \rightarrow A-$ | - | - | - | $++-+$ | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | $++++$ | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | $++++$ | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | + + R - | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A, Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(A) \leftarrow(A L) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $C=1$ then $P C \leftarrow P C+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - |  | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | ---- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | ---- | 51 |
| NOP | 1 | 1 |  | - | - | - | ---- | 00 |
| CLRC | 1 | 1 |  | - | - | - | --- R | 81 |
| SETC | 1 | 1 |  | - | - | - | ---S | 91 |
| CLRI | 1 | 1 |  | - | - | - | ---- | 80 |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |

## MB89980 Series

－INSTRUCTION MAP

| ${ }^{4}$ | $\begin{aligned} & \hline 3_{0}^{0} \\ & 3_{0}^{2} \\ & 0 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \hline \frac{x}{x} \\ & \sum_{0}^{\alpha} \\ & \frac{1}{2} \end{aligned}$ |  | $\begin{aligned} & \hline 0 \\ & 3_{1}^{2} \\ & 3_{0}^{2} \\ & x^{2} \end{aligned}$ | $\begin{aligned} & 00 \\ & 3_{1}^{3} \\ & x_{0}^{0} \\ & x \end{aligned}$ |  |  | ${ }^{\underline{\mathrm{o}}}$ |  |  |  | ${\underset{\sim}{\text { N }}}^{\text {ºm }}$ |  | $\begin{aligned} \hline \underline{\underline{\underline{0}}} \\ \underline{\mathrm{U}} \end{aligned}$ | $\stackrel{\square}{\text { ¢ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ш | $\sum_{\bar{j}}^{0}$ | $\begin{aligned} & \text { 荡 } \\ & 0_{0}^{\circ} \end{aligned}$ |  |  |  |  |  |  |  | 方 | $\begin{aligned} & \geq_{\vec{d}}^{\#} \\ & \stackrel{1}{d} \end{aligned}$ |  | $\underset{~}{\vec{d}}$ |  | $\begin{aligned} & \text { 吕 } \\ & \frac{1}{6} \end{aligned}$ | $3^{\text {仚 }}$ |
| － | \|c | $\begin{aligned} & {\underset{U}{u}}_{00}^{00} \end{aligned}$ | ${\underset{y}{z_{0}}}_{\substack{x \\ 0}}$ | $\begin{array}{\|l\|} \hline z_{0}^{u} \\ { }_{u}^{u} \end{array}$ |  |  |  |  | 埌 | 亗 |  | $\left.\right\|^{\text {®® }}$ | 㟔 |  | 芹 | 추 |
| 0 | ${\underset{\sim}{3}}_{\substack{3}}$ | ${\underset{\underline{3}}{\underline{3}}}_{0}^{\infty}$ | ${\underset{\underline{0}}{\underline{Z}}}_{\underline{x}}$ | ${\underset{\underline{Z}}{\underline{3}}}_{\frac{0}{u}}$ |  | $\sum_{\sum_{2}^{3}}^{3_{4}^{2}}$ |  |  |  |  |  | $\underbrace{\substack{\text { ® }}}_{\underline{i}}$ | $\underline{2}$ | $\underbrace{\text { ¢ }}_{\substack{\text { ¢ }}}$ | $\underbrace{\substack{\text { ¢ }}}_{\underline{\text { O }}}$ | ${ }_{n}^{n}$ |
| $\infty$ |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0.0 \\ & 0 \end{aligned}$ | 品華 |  |  |  | $0_{0}^{\circ}$ |  |  |
| « |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\cdots$ | 苞 | $\stackrel{\cup}{\text { U }}$ |  |  | $\frac{\infty}{8}$ | $\sum_{0}^{0}{ }_{0}^{0}$ |  |  | \|rind | $\sum_{0}^{0}{ }_{0}^{+\infty}$ | $\sum_{0}^{0}$ | $\sum_{0}^{n}$ |  | $\sum_{0}^{n} \stackrel{y}{0}$ |  | ¢ |
| $\infty$ | $\overline{\widetilde{x}}$ | $\begin{aligned} & 0 \\ & \text { ũ } \\ & \hline \end{aligned}$ |  |  | $\$$ |  | $\stackrel{\rightharpoonup}{2}^{\frac{x}{8}}$ |  |  |  |  |  | B |  |  |  |
| － |  |  | \％ |  |  |  | 응 | M |  | $\underset{\sim}{\square}$ | $\mathfrak{O}$ |  | － | $\underset{\sim}{\circ}$ |  |  |
| － | $\underset{D^{\circ}}{\stackrel{\rightharpoonup}{*}}$ |  | 号 | $3^{3}$ |  | $\sum^{0}$ |  | 艺 | ${\underset{\sim}{c}}_{\substack{8 \\ 4}}^{\frac{8}{4}}$ | $\sum^{\text {足 }}$ | $\sum^{\text {¢ }}$ |  | ${ }^{0}$ | $\sum^{\text {e }}$ | $\sum_{i}^{\stackrel{\circ}{<}}$ | $\sum^{\frac{1}{4}}$ |
| $\sim$ | $\begin{aligned} & \text { 3 } \\ & 3_{0} \\ & 0 \\ & 0 \end{aligned}$ | ${\underset{0}{0}}_{3_{0}^{x}}$ | $$ |  |  |  |  |  |  | ¢ ${ }_{\text {¢ }}^{\text {¢ }}$ |  |  | ¢ |  |  | $\underbrace{\substack{\text { ¢ }}}_{\text {¢ }}$ |
| － |  | 3 <br> $\frac{3}{5}$ <br> $\frac{1}{2}$ | $\underset{\substack{\mathrm{J}}}{\stackrel{\leftarrow}{\star}}$ |  |  | $\stackrel{D}{\mathrm{O}}^{\mathrm{in}}$ | 京苃荷 |  |  | ${ }^{\text {D }}$ |  | $\stackrel{\text { Or }}{ }_{\text {¢ }}^{\text {¢ }}$ | $\stackrel{\rightharpoonup}{2}^{\text {® }}$ | $\stackrel{\text { ® }}{ }_{\text {® }}$ | $\stackrel{\text { ® }}{ }_{\text {®® }}^{\text {® }}$ | ¢ |
| $\infty$ | $\underset{\sim}{\mid \underset{\sim}{\mid x}}$ | - |  | $\begin{aligned} & \stackrel{3}{0}^{〔} \\ & \stackrel{0}{\omega} \\ & \omega \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \text { Oぐ } \\ & \text { 苞 } \end{aligned}$ |  |  | $\begin{aligned} & \text { M } \\ & \stackrel{9}{\omega} \end{aligned}$ |  |  |  |
| $\sim$ | $\underset{\text { ¢ }}{\text { ¢ }}$ |  | $\begin{aligned} & 4 \\ & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l} \text { S } \\ \text { 足 } \end{array}$ |  | $\begin{aligned} & \text { 表 } \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $$ |  |  |  |  | 号ぐ |  |  |  |
| － | $\frac{0}{0}$ | $3$ | $\sum_{0}^{0}$ | $\sum_{0}^{3}$ | $\sum_{0}^{\substack{\text { 砉 }}}$ | $\sum_{0}^{0}$ |  | $\sum_{0}^{0} \stackrel{\text { 炭 }}{8}$ | $\sum_{0}^{0}$ | $\sum_{0}^{n}$ | $\sum_{0}^{0}$ | $\sum_{0}^{0}$ | $\sum_{0}^{n}$ | $\sum_{0}^{\frac{0}{4}}$ | $\sum_{0}^{\frac{\pi}{x}}$ | $\sum_{0}^{0}$ |
| － | $\begin{array}{\|l\|l} \hline 0 \\ \hline \end{array}$ | ${ }^{2}$ | $\begin{aligned} & { }^{4} \\ & 0 \\ & \text { dix } \end{aligned}$ |  |  |  | 交希家 |  |  |  |  |  | ¢ |  |  |  |
| I | － | － | $\sim$ | $\infty$ | ＊ | $\bigcirc$ | $\bullet$ | － | $\infty$ | の | ＜ | $\infty$ | 0 | － | ш | « |

## MASK OPTIONS

| No. | Part number | MB89983 | MB89P985 | MB89PV980 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Setting with software | Setting with software |
| 1 | $\begin{aligned} & \text { Pull-up resistors (SEG) } \\ & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P20 to P27, } \\ & \text { P40 to P47, } \\ & \text { P50 to P53, } \\ & \text { P60 to P65 } \end{aligned}$ | Slectable per pin (The pull-up resistors for P40 to P47 and P60 to P65 are only selectable when these pins are not set as segment/ common outputs. When the $A / D$ is used, P50 to P53 are must not selected.) | Selectable per pin by pull-up control registers. <br> (Pull-up resistors are not available for P20 to P27, P40 to P47 and P60 to P65. Furthermore, P50 to P53 must be set to without a pull-up resistor when an A/D converter is used.) | Selectable per pin by pull-up control registers. <br> (Pull-up resistors are not available for P20 to P27, P40 to P47 and P60 to P65. Furthermore, P50 to P53 must be set to without a pull-up resistor when an $A / D$ converter is used.) |
| 2 | Power-on reset (POR) <br> With power-on reset <br> Without power-on reset | Selectable | Fixed with power-on reset | Fixed with power-on reset |
| 3 | Selection of oscillation stabilization time (OSC) <br> - The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WT1 and WTO bits on the right. |  | Fixed to oscillation stabilization time of $2^{18} /$ FCH (Approx. 62.4 ms ). | Fixed to oscillation stabilization time of $2^{18} /$ FCH (Approx. 62.4 ms ). |
| 4 | Main clock oscillation type (XSL) Crystal or ceramic resonator CR | Selectable | Crystal or ceramic resonator only | Crystal or ceramic resonator only |
| 5 | Reset pin output (RST) <br> With reset output Without reset output | Selectable | Fixed with reset output | Fixed with reset output |
| 6 | Clock mode selection (CLK) Dual-clock mode Single-clock mode | Selectable | Selection by version number <br> 101 : Single clock <br> 201 : Dual clock | Selection by version number <br> 101 : Single clock <br> 201 : Dual clock |

## MB89980 Series

## - Segment Options

| No. | Part number | MB89983 |
| :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking |
| 7 | LCD output pin configuration choices | Specify by the option combinations listed below |
|  | SEG = 3: <br> P40 to P47 segment output P60 to P65 segment output P70, P71 common output | Specify as SEG = 3 |
|  | SEG = 2 : <br> P40 to P43 port output P44 to P47 segment output P60 to P65 segment output P70, P71 common output | Specify as SEG = 2 |
|  | SEG $=1$ : <br> P40 to P47 port output P60 to P65 segment output P70, P71 common output | Specify as SEG = 1 |
|  | SEG = 0: <br> P40 to P47 port output P60 to P65 port output P70, P71 port output | Specify as SEG = 0 |

## VERSIONS

| Version |  |  | Features |
| :---: | :---: | :---: | :---: |
| Mass production <br> product | One-time <br> PROM product | Piggyback <br> product | Clock mode |
| MB89983 | MB89P985-101 | MB89PV9880-101 | Single clock |
| MB89983 | MB89P985-201 | MB89PV980-201 | Dual clock |

■ ORDERING INFORMATION

| Part Number | Package | Remarks |
| :---: | :---: | :---: |
| MB89983-xxx-PFV | 64-pin Plastic LQFP <br> (FPT-64P-M03) |  |
| MB89983-xxx-PFM | 64-pin Plastic QFP (FPT-64P-M09) |  |
| MB89P985PFV-101 | 64-pin Plastic LQFP (FPT-64P-M03) | Single Clock |
| MB89P985-PFM-101 | 64-pin Plastic QFP <br> (FPT-64P-M09) |  |
| MB89P985PFV-201 | 64-pin Plastic LQFP (FPT-64P-M03) | Dual Clock |
| MB89P985-PFM-201 | 64-pin Plastic QFP (FPT-64P-M09) |  |
| MB89PV980-101 | 64-pin Ceramic MQFP (MQP-64C-P01) | Single Clock |
| MB89PV980-201 | 64-pin Ceramic MQFP (MQP-64C-P01) | Dual Clock |

## MB89980 Series

## PACKAGE DIMENSIONS

64-pin Plastic LQFP
(FPT-64P-M03)

© 1995 FUJTSU LIMTED F64009S-2C-5

64-pin Plastic QFP
(FPT-64P-M09)


## MB89980 Series

64-pin Ceramic MQFP
(MQP-64C-P01)


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am-5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

F9902
© FUJITSU LIMITED Printed in Japan

All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

