## Features

- 2048 channel x 2048 channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or 16.384 Mbps
- 32 serial TDM input, 32 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 3 specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs

July 2005

| Ordering Information |  |  |
| :---: | :---: | :---: |
| ZL50018GAC | 256 Ball PBGA | Trays |
| ZL50018QCC | 256 Lead LQFP | Trays |
| $-4 \mathbf{4 0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5} 5^{\circ} \mathrm{C}$ |  |  |

- Programmable key DPLL parameters (filter corner frequency, locking range, auto-holdover hysteresis range, phase slope, lock detector range)
- Exceptional input clock cycle to cycle variation tolerance ( 20 ns for all rates)
- Output streams can be configured as bidirectional for connection to backplanes


Figure 1-ZL50018 Functional Block Diagram
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- Per-stream input and output data rate conversion selection at 2.048, 4.096, 8.192 or 16.384 Mbps . Input and output data rates can differ
- Per-stream high impedance control outputs (STOHZ) for up to 16 output streams
- Per-stream input bit delay with flexible sampling point selection
- Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G. 711 PCM A-Law/ $\mu$-Law Translation
- Multiple frame pulse and reference clock output
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream Bit Error Rate Test circuits
- Per-channel high impedance output control
- Per-channel message mode
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/ O with 5 V tolerant inputs; 1.8 V core voltage


## Applications

- PBX and IP-PBX
- Small and medium digital switching platforms
- Wireless base stations and controllers
- Remote access servers and concentrators
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration


## Description

The ZL50018 is a maximum 2,048 $\times 2,048$ channel non-blocking digital Time Division Multiplex (TDM) switch. It has thirty-two input streams (STi0-31) and thirty-two output streams (STio0-31). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: $2.048,4.096,8.192$ or 16.384 Mbps . The ZL50018 provides up to sixteen high impedance control outputs (STOHZO - 15) to support the use of external tristate drivers for the first sixteen output streams (STioO-15). The output streams can be configured to operate in bi-directional mode, in which case STi0-31 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER Mode and High Impedance Mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 32 PRBS generators that generates a $2^{15}-1$ pattern. On the input side channels can be routed to one of 32 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be $8 \mathrm{kHz}, 1.544,2.048,4.096,8.192,16.384$ or 19.44 MHz provided on REFO-3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 3 specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write, and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

## Table of Contents

Features ..... 1
Applications ..... 2
Description ..... 3
Changes Summary ..... 10
1.0 Pinout Diagrams ..... 11
1.1 BGA Pinout ..... 11
1.2 QFP Pinout ..... 12
2.0 Pin Description ..... 13
3.0 Device Overview ..... 20
4.0 Data Rates and Timing ..... 21
4.1 External High Impedance Control, STOHZO - 15 ..... 21
4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing ..... 22
5.0 ST-BUS and GCI-Bus Timing ..... 24
6.0 Output Timing Generation ..... 24
7.0 Data Input Delay and Data Output Advancement ..... 29
7.1 Input Bit Delay Programming ..... 29
7.2 Input Bit Sampling Point Programming ..... 30
7.3 Output Advancement Programming ..... 31
7.4 Fractional Output Bit Advancement Programming ..... 32
7.5 External High Impedance Control Advancement ..... 33
8.0 Data Delay Through the Switching Paths ..... 33
8.1 Variable Delay Mode ..... 33
8.2 Constant Delay Mode ..... 34
9.0 Connection Memory Description ..... 35
10.0 Connection Memory Block Programming ..... 36
10.1 Memory Block Programming Procedure ..... 36
11.0 Device Operation in Master Mode and Slave Modes ..... 37
11.1 Master Mode Operation ..... 38
11.2 Divided Slave Mode Operation ..... 38
11.3 Multiplied Slave Mode Operation. ..... 38
12.0 Overall Operation of the DPLL ..... 38
12.1 DPLL Timing Modes ..... 39
12.1.1 Normal Mode ..... 39
12.1.2 Holdover Mode ..... 39
12.1.3 Automatic Mode ..... 39
12.1.3.1 Automatic Reference Switching Without Preferences ..... 39
12.1.3.2 Automatic Reference Switching With Preference ..... 40
12.1.4 Freerun Mode. ..... 42
12.1.5 Software Controlled Mode ..... 42
12.1.6 DPLL Internal Reset Mode. ..... 42
13.0 DPLL Frequency Behaviour ..... 42
13.1 Input Frequencies ..... 42
13.2 Input Frequencies Selection ..... 43
13.3 Output Frequencies ..... 43
13.4 Pull-In/Hold-In Range (also called Locking Range) ..... 43
14.0 Jitter Performance ..... 44
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance. ..... 44
14.2 Input Jitter Acceptance ..... 44
14.3 Jitter Transfer Function ..... 44
15.0 DPLL Specific Functions and Requirements ..... 44

## Table of Contents

15.1 Lock Detector ..... 44
15.2 Maximum Time Interval Error (MTIE) ..... 44
15.3 Phase Alignment Speed (Phase Slope) ..... 44
15.4 Fast Locking Mode ..... 45
15.5 Reference Monitoring ..... 45
15.6 Single Period Reference Monitoring ..... 45
15.7 Multiple Period Reference Monitoring ..... 46
16.0 Microprocessor Port ..... 47
17.0 Device Reset and Initialization ..... 47
17.1 Power-up Sequence ..... 47
17.2 Device Initialization on Reset ..... 48
17.3 Software Reset ..... 48
18.0 Pseudo-random Bit Generation and Error Detection ..... 48
19.0 PCM A-law/m-law Translation ..... 49
20.0 Quadrant Frame Programming ..... 50
21.0 JTAG Port ..... 50
21.1 Test Access Port (TAP) ..... 50
21.2 Instruction Register ..... 51
21.3 Test Data Registers ..... 51
21.4 BSDL ..... 51
22.0 Register Address Mapping ..... 52
23.0 Detailed Register Description ..... 55
24.0 Memory ..... 100
24.1 Memory Address Mappings ..... 100
24.2 Connection Memory Low (CM_L) Bit Assignment. ..... 101
24.3 Connection Memory High (CM_H) Bit Assignment ..... 102
25.0 Applications ..... 104
25.1 OSCi Master Clock Requirement ..... 104
25.1.1 External Crystal Oscillator ..... 104
25.1.2 External Clock Oscillator ..... 105
26.0 DC Parameters ..... 106
27.0 AC Parameters ..... 107

## List of Figures

Figure 1 - ZL50018 Functional Block Diagram ..... 1
Figure 2 - ZL50018 256-Ball $17 \mathrm{~mm} \times 17 \mathrm{~mm}$ PBGA (as viewed through top of package) ..... 11
Figure 3 - ZL50018 256-Lead $28 \mathrm{~mm} \times 28 \mathrm{~mm}$ LQFP (top view). ..... 12
Figure 4 - Input Timing when CKIN1-0 bits = "10" in the CR ..... 23
Figure 5 - Input Timing when CKIN1-0 bits $=$ " 01 " in the CR ..... 23
Figure 6 - Input Timing when CKIN1-0 = "00" in the CR ..... 24
Figure 7 - Output Timing for CKo0 and FPo0 ..... 26
Figure 8 - Output Timing for CKo1 and FPo1 ..... 26
Figure 9 - Output Timing for CKo2 and FPo2 ..... 27
Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11" ..... 27
Figure 11 - Output Timing for CKo4 ..... 28
Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2) ..... 28
Figure 13 - Input Bit Delay Timing Diagram (ST-BUS) ..... 29
Figure 14 - Input Bit Sampling Point Programming ..... 30
Figure 15 - Input Bit Delay and Factional Sampling Point ..... 31
Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS) ..... 31
Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS) ..... 32
Figure 18-Channel Switching External High Impedance Control Timing ..... 33
Figure 19 - Data Throughput Delay for Variable Delay ..... 34
Figure 20 - Data Throughput Delay for Constant Delay ..... 35
Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference ..... 40
Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference ..... 41
Figure 23 - Crystal Oscillator Circuit ..... 104
Figure 24 - Clock Oscillator Circuit. ..... 105
Figure 25 - Timing Parameter Measurement Voltage Levels ..... 107
Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access ..... 108
Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access ..... 109
Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access ..... 110
Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access ..... 111
Figure 30 - JTAG Test Port Timing Diagram ..... 112
Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS) ..... 114
Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus) ..... 114
Figure 33 - ST-BUS Input Timing Diagram when Operated at $2 \mathrm{Mbps}, 4 \mathrm{Mbps}, 8 \mathrm{Mbps}$. ..... 115
Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps ..... 116
Figure 35-GCI-Bus Input Timing Diagram when Operated at $2 \mathrm{Mbps}, 4 \mathrm{Mbps}$, 8 Mbps ..... 116
Figure 36-GCI-Bus Input Timing Diagram when Operated at 16 Mbps ..... 117
Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps ..... 119
Figure 38-GCl-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps ..... 119
Figure 39 - Serial Output and External Control ..... 120
Figure 40 - Output Drive Enable (ODE) ..... 120
Figure 41 - Input and Output Frame Boundary Offset ..... 121
Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram ..... 122
Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram ..... 123
Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram ..... 124
Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram ..... 125
Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz) ..... 126
Figure 47 - CKo5 Timing Diagram ..... 127
Figure 48-REF0-3 Reference Input/Output Timing ..... 128

## List of Figures

Figure 49 - Output Timing (ST-BUS Format) ..... 130

## List of Tables

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Table 3 - Output Timing Generation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 4 - Delay for Variable Delay Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 5 - Connection Memory Low After Block Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 6 - Connection Memory High After Block Programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 7 - ZL50018 Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Table 8 - Preferred Reference Selection Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 9 - DPLL Input Reference Frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 10 - Generated Output Frequencies. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 11 - Values for Single Period Limits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 12 - Default Values for Single Period Limits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 13 - Default Multi-period Hysteresis Limits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Table 14 - Input and Output Voice and Data Coding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 15 - Definition of the Four Quadrant Frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 16 - Quadrant Frame Bit Replacement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 17 - Address Map for Registers (A13 = 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 18 - Control Register (CR) Bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Table 19 - Internal Mode Selection Register (IMS) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 20 - Software Reset Register (SRR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 23 - FPo_OFF[n] Register (FPo_OFF[n]) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 24 - Internal Flag Register (IFR) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 25 - BER Error Flag Register 0 (BERFR0) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 26 - BER Error Flag Register 1 (BERFR1) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Table 27 - BER Receiver Lock Register 0 (BERLRO) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Table 29 - DPLL Control Register (DPLLCR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Table 30 - Reference Frequency Register (RFR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 33 - Software Delta Frequency Register (SWDFR) Bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 34 - Frequency Offset Register (FOR) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 35 - Frequency Locking Range Register (FLRR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 36 - Lock Detector Threshold Register (LDTR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Table 37 - Lock Detector Interval Register (LDIR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Table 38 - Slew Rate Limit Register (SRLR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Table 39 - Bandwidth Control Register (BWCR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Table 40 - Reference Change Control Register (RCCR) Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Table 41 - Reference Change Status Register (RCSR) Bits - Read Only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL) . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU). . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL) . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU) . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL) . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU) . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL). . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

## List of Tables

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU) ..... 81
Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, ( $\mathrm{n}=0$ - 3 ) ..... 82
Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, $(\mathrm{n}=0-3$ ) ..... 83
Table 52 - Upper Limit Register (RnULR) Bits, ( $\mathrm{n}=0-3$ ) ..... 84
Table 53 - Lower Limit Register (RnLLR) Bits, ( $n=0-3$ ) ..... 85
Table 54 - Interrupt Register (IR) Bits - Read Only ..... 86
Table 55 - Interrupt Mask Register (IMR) Bits ..... 87
Table 56 - Interrupt Clear Register (ICR) Bits ..... 87
Table 57 - Reference Failure Status Register (RSR) Bits - Read Only ..... 88
Table 58 - Reference Mask Register (RMR) Bits ..... 89
Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only ..... 91
Table 60 - Output Jitter Control Register (OJCR) Bits ..... 93
Table 61-Stream Input Control Register 0-31 (SICR0-31) Blts ..... 93
Table 62 - Stream Input Quadrant Frame Register 0-31 (SIQFR0-31) Bits ..... 95
Table 63-Stream Output Control Register 0-31 (SOCR0-31) Bits ..... 97
Table 64 - BER Receiver Start Register [n] (BRSR[n]) Bits ..... 98
Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits ..... 98
Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits ..... 99
Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only ..... 99
Table 68 - Address Map for Memory Locations (A13 = 1) ..... 100
Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0 ..... 101
Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1 ..... 102
Table 71 - Connection Memory High (CM_H) Bit Assignment ..... 103

## Changes Summary

The following table captures the changes from the October 2004 issue.

| Page | Item | Change |
| :---: | :---: | :---: |
| 39, 76, 77 | Section 12.1, "DPLL Timing Modes" on page 39 <br> RCCR Register bits "FDM1 - 0" on page 76 <br> RCSR Register bits "DPM1 - 0" on page 77 | - The on-chip DPLL's normal, holdover, automatic, and freerun modes are now collectively referred to as DPLL timing modes instead of operation modes. This change is to avoid confusion with the two main device operating modes; the master and slave modes. |
| 39, 40 | Section 12.1.3.1, "Automatic Reference Switching Without Preferences" on page 39 and Section 12.1.3.2, "Automatic Reference Switching With Preference" on page 40 | - Section 12.1.3.1 and Section 12.1.3.2 added to clarify the DPLL's automatic reference switching with and without preference operations in Automatic Timing Mode. |
| 42, 45 | Section 12.1.4, "Freerun Mode" on page 42, and Section 15.4, "Fast Locking Mode" on page 45 | - Added description to specify that the device should not be in freerun and fast lock modes simultaneously. This is important in order to avoid incorrect output frame pulse generation. |
| 72 | Table 36, Lock Detector Threshold Register (LDTR) Bits | - Clarified threshold calculations. |
| 74 | Table 39, "Bandwidth Control Register (BWCR) Bits" Note 3. | - Added a table footnote to specify that the DPLL's fastlock and freerun modes should not be set simultaneously. |
| 75 | Table 40, "Reference Change Control Register (RCCR) Bits" Bits "PRS1-0" and Bits "PMS2-0" | - Added description to clarify that only two consecutive references can be used in automatic timing mode with a preferred reference. |
| 76 | Table 40, "Reference Change Control Register (RCCR) Bits", Bits "FDM1-0" | - Added description to specify the device should not be in freerun and fast lock modes simultaneously. |

### 1.0 Pinout Diagrams

### 1.1 BGA Pinout

|  |  | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{V}_{\mathrm{SS}}$ | STi29 | STi28 | STi27 | STi25 | STi26 | STi24 | NC | NC | STio22 | STio23 | STio21 | STio20 | NC | NC | $\mathrm{V}_{S S}$ | A |
| B | STi31 | STi10 | STi5 | STi4 | CKo2 | STiO | CKoO | REF2 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \text { COREA } \end{aligned}$ | FPi | CKi | $\begin{aligned} & \text { IC } \\ & \text { OPEN } \end{aligned}$ | $\begin{aligned} & \text { IC } \\ & \text { OPEN } \end{aligned}$ | OSCi | ODE | STio19 | B |
| C | STi30 | STi9 | $\mathrm{V}_{\text {SS }}$ | STi7 | STi6 | STi1 | CKo1 | $\begin{aligned} & \text { REF } \\ & \text { FAIL2 } \end{aligned}$ | $\mathrm{V}_{\text {SS }}$ | $\begin{aligned} & \text { IC } \\ & \text { OPEN } \end{aligned}$ | $\begin{aligned} & \text { IC } \\ & \text { OPEN } \end{aligned}$ | OSCo | IC_GND | $\mathrm{V}_{\text {SS }}$ | STio15 | STio18 | C |
| D | STi17 | STi11 | V ${ }_{\text {DD_10 }}$ | STi3 | STi2 | CKo4 | REF3 | REF1 | $\begin{aligned} & \text { REF } \\ & \text { FAIL } \end{aligned}$ | $\mathrm{V}_{S S}$ | $\begin{aligned} & \text { FPo- } \\ & \text { OFF1 } \end{aligned}$ | $\begin{gathered} \text { OSC } \\ \mathrm{EN}^{-} \end{gathered}$ | STio13 | $V_{\text {DD_IO }}$ | STio14 | STio16 | D |
| E | STi16 | STi14 | STi8 | $\mathrm{V}_{\text {DD_ı }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ CORE | REF <br> FAIL $\overline{3}$ | $\begin{aligned} & \text { REF } \\ & \text { FAIL1 } \end{aligned}$ | REFO | NC | $\mathrm{V}_{\mathrm{DD}}$ CORE | $\mathrm{V}_{\mathrm{SS}}$ | V ${ }_{\text {DD_IO }}$ | STio12 | FPo2 | STio17 | E |
| F | STi19 | STi15 | STi12 | STi13 | V $\mathrm{DD}_{\text {- }} \mathrm{I}$ | $\mathrm{V}_{\mathrm{DD}}$ CORE | $\mathrm{V}_{\mathrm{DD}}$ CORE | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}_{-}}$ CORE | $\mathrm{V}_{\mathrm{DD}}$ <br> CORE | VDD_10 | $\begin{aligned} & \text { IC } \\ & \text { OPEN } \end{aligned}$ | FPo3 | $\begin{aligned} & \text { FPo } \\ & \text { OFF } \end{aligned}$ | STOHZ15 |  |
| G | STi18 | RESET | IC_GND | $\begin{aligned} & \text { IC } \\ & \text { OPEN } \end{aligned}$ | TDo | VDD_10 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD_IO }}$ | A12 | A13 | FPo1 | FPo0 | STOHZ14 |  |
| H | STi21 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{D D_{-}}$ COREA | CKo5 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {Ss }}$ | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{ss}}$ | A7 | A9 | A10 | $\begin{aligned} & \text { FPo } \\ & \text { OFF } \end{aligned}$ | A11 | STOHZ12 |  |
| J | STi20 | $\mathrm{V}_{\text {DD_IOA }}$ | $\mathrm{V}_{\text {DD_IOA }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | CKo3 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | A3 | A4 | A5 | A8 | A6 | STOHZ13 |  |
| K | STi22 | $\mathrm{V}_{\mathrm{SS}}$ | TMS | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ COREA | VDD_10 | $\mathrm{V}_{\text {Ss }}$ | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD_ı }}$ | $\begin{aligned} & \text { IC- } \\ & \text { OPEN } \end{aligned}$ | A0 | A2 | A1 | STOHZ11 |  |
| L | STi23 | $\mathrm{V}_{\mathrm{DD}}$ COREA | $\overline{\text { TRST }}$ | TCK | VDD_10 | $V_{D D}$ CORE | $V_{D D}$ CORE | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ CORE | $\mathrm{V}_{\mathrm{D}}$ CORE | VDD_10 | STio10 | STio11 | STio9 | STOHZ10 |  |
| M | STio25 | NC | TDi | D0 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ core | $\mathrm{V}_{\mathrm{DD}}$ CORE | D6 | D10 | $\mathrm{V}_{\mathrm{DD}}$ CORE | $\mathrm{V}_{\mathrm{DD}}$ CORE | $\mathrm{V}_{\mathrm{SS}}$ | $\frac{\text { MOT }}{\text { _NTEL }}$ | $\begin{gathered} \text { MODE } \\ 4 \mathrm{MO} \end{gathered}$ | STio8 | STOHZ9 |  |
| N | STio24 | NC | VDD_10 | STio0 | STOHZ3 | D1 | D5 | D7 | D11 | D13 | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\overline{W R}}$ | $\begin{aligned} & \overline{\text { DTA }} \\ & \text { RD } \end{aligned}$ | STio4 | VDD_10 | STOHZ5 | STOHZ8 |  |
| P | STio26 | NC | $\mathrm{V}_{\mathrm{SS}}$ | STio1 | STio3 | STOHZ1 | D3 | D8 | D14 | $\overline{\mathrm{IRQ}}$ | STio5 | STOHZ4 | STOHZ6 | $\mathrm{V}_{\mathrm{SS}}$ | STOHZ7 | NC |  |
| R | STio27 | NC | STOHZO | STio2 | STOHZ2 | D2 | D4 | D9 | D12 | D15 | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{DS}}$ _ $\overline{\mathrm{RD}}$ | $\begin{gathered} \mathrm{MODE}_{1} \\ 4 \mathrm{M} 1- \end{gathered}$ | STio6 | STio7 | NC |  |
| T | $\mathrm{V}_{\mathrm{SS}}$ | STio28 | STio29 | STio31 | STio30 | NC | NC | NC | NC | NC | NC | NC | NC | NC | NC | $\mathrm{V}_{\mathrm{SS}}$ |  |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |  |

Note: A1 corner identified by metallized marking.
Note: Pinout is shown as viewed through top of package.
Figure 2 - ZL50018 256-Ball $17 \mathrm{~mm} \times 17 \mathrm{~mm}$ PBGA (as viewed through top of package)

### 1.2 QFP Pinout



Figure 3 - ZL50018 256-Lead $28 \mathrm{~mm} \times 28 \mathrm{~mm}$ LQFP (top view)

### 2.0 Pin Description

| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { E6, E11, F6, } \\ \text { F7, F10, } \\ \text { F11, L6, L7, } \\ \text { L10, L11, } \\ \text { M6, M7, } \\ \text { M10, M11 } \end{gathered}$ | $\begin{gathered} \hline 19,33, \\ 45,83, \\ 95,109, \\ 146,173, \\ 213,233 \end{gathered}$ | $\mathrm{V}_{\text {DD_CORE }}$ | Power Supply for the core logic: +1.8 V |
| $\begin{gathered} \hline \text { H4, K5, B9, } \\ \text { L2 } \end{gathered}$ | $\begin{aligned} & \hline 217,231, \\ & 157,224 \end{aligned}$ | $\mathrm{V}_{\text {DD_COREA }}$ | Power Supply for analog circuitry: +1.8 V |
| $\begin{gathered} \text { D3, D14, E4, } \\ \text { E13, F5, } \\ \text { F12, G6, } \\ \text { G11, K6, } \\ \text { K11, L5, } \\ \text { L12, N3, } \\ \text { N14 } \end{gathered}$ | $\begin{gathered} \hline 5,15,29, \\ 49,57, \\ 69,79, \\ 101,113, \\ 121,133, \\ 143,160, \\ 169,177, \\ 186,195, \\ 207,241, \\ 249 \end{gathered}$ | $V_{\text {DD_IO }}$ | Power Supply for I/O: +3.3 V |
| J2, J3 | 220, 226 | $\mathrm{V}_{\text {DD_IOA }}$ | Power Supply for the CKo5 and CKo3 outputs: +3.3 V |
| $\begin{gathered} \text { A1, A16, C3, } \\ \text { C9, C14, } \\ \text { D10, E5, } \\ \text { E12, F8, F9, } \\ \text { G7, G8, G9, } \\ \text { G10, H2, } \\ \text { H3, H6, H7, } \\ \text { H8, H9, } \\ \text { H10, J4, J5, } \\ \text { J7, J8, J9, } \\ \text { J10, K2, K4, } \\ \text { K7, K8, K9, } \\ \text { K10, L8, L9, } \\ \text { M5, M12, } \\ \text { P3, P14, T1, } \\ \text { T16 } \end{gathered}$ | $\begin{gathered} \hline 8,17,21, \\ 31,35, \\ 47,50, \\ 60,71, \\ 81,85, \\ 97,103, \\ 111,114, \\ 123,142, \\ 145,147, \\ 156,158, \\ 162,171, \\ 175,178, \\ 188,199, \\ 209,214, \\ 216,218, \\ 222,223, \\ 228,230, \\ 232,235, \\ 242,251 \end{gathered}$ | $\mathrm{V}_{\text {SS }}$ | Ground |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| K3 | 234 | TMS | Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven. |
| L4 | 238 | TCK | Test Clock ( 5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) <br> Provides the clock to the JTAG test logic. |
| L3 | 239 | $\overline{\text { TRST }}$ | Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation. |
| M3 | 240 | TDi | Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven. |
| G5 | 212 | TDo | Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled. |
| $\begin{gathered} \text { B12, B13, } \\ \text { C10, C11, } \\ \text { F13, G4, } \\ \text { K12 } \end{gathered}$ | $\begin{gathered} 80,105, \\ 150,151, \\ 152,153, \\ 210 \end{gathered}$ | IC_OPEN | Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected. |
| C13, G3 | 144, 208 | IC_GND | Internal Test Mode Enable (5 V-Tolerant Input): These pins MUST be low. |
| A8, A9, A14 <br> A15, E10, <br> M2, N2, P2, <br> P16, R2, <br> R16, T6, T7, <br> T8, T9, T10 <br> T11, T12, <br> T13, T14, <br> T15 | $\begin{gathered} 61,62, \\ 63,64, \\ 65,66, \\ 67,68, \\ 134,135, \\ 136,137, \\ 138,139, \\ 140,215, \\ 219,225, \\ 229,236, \\ 237 \end{gathered}$ | NC | No Connect <br> These pins MUST be left unconnected. |
| M14, R13 | 46, 48 | MODE_4M0, <br> MODE_4M1 | 4 M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi $=4.096 \mathrm{MHz}$ operation. See Table 7, "ZL50018 Operating Modes" on page 37 for a detailed explanation. See Table 18, "Control Register (CR) Bits" on page 55 for CKi and FPi selection using the CKIN1-0 bits. |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| D12 | 107 | OSC_EN | Oscillator Enable (5 V-Tolerant Input with Internal Pull-down) If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the DPLL is activated, an external oscillator is required and this pin MUST be tied high. |
| C12 | 149 | OSCo | Oscillator Clock Output (3.3 V Output) <br> If OSC_EN = ' 1 ', this pin should be connected to a 20 MHz crystal (See Figure 23 on page 104) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (See Figure 24 on page 105). <br> If OSC_EN $=0$, this pin MUST be left unconnected. |
| B14 | 148 | OSCi | Oscillator Clock Input (3.3 V Input) If OSC_EN = ' 1 ', this pin should be connected to a 20 MHz crystal (See Figure 23 on page 104) or to a clock oscillator under normal operation (See Figure 24 on page 105). If OSC_EN $=0$, this pin MUST be driven high or low by connecting either to $V_{D D \_10}$ or to ground. |
| $\begin{gathered} \text { E9, D8, B8, } \\ \text { D7 } \end{gathered}$ | $\begin{aligned} & \hline 161,164, \\ & 166,168 \end{aligned}$ | REF0-3 | DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs) <br> If the device is in Master mode, these input pins accept 8 kHz , $1.544 \mathrm{MHz}, 2.048 \mathrm{MHz}, 4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. <br> These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to $\mathrm{V}_{\mathrm{DD}}$ IO or to ground. |
| $\begin{gathered} \text { D9, E8, C8, } \\ \text { E7 } \end{gathered}$ | $\begin{aligned} & \hline 159,163, \\ & 165.167 \end{aligned}$ | REF_FAILO-3 | Failure Indication for DPLL References 0 to 3 ( 5 V -Tolerant <br> Three-state Outputs) <br> These output pins are used to indicate input reference failure when the device is in master mode. <br> If REFO fails, REF_FAILO will be driven high. <br> If REF1 fails, REF_FAIL1 will be driven high. <br> If REF2 fails, REF_FAIL2 will be driven high. <br> If REF3 fails, REF_FAIL3 will be driven high. <br> If the device is in slave mode, these pins are driven low, unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { G15, G14, } \\ \text { E15, F14 } \end{gathered}$ | $\begin{gathered} 102,106, \\ 110,112 \end{gathered}$ | FPo0-3 | ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 ( 5 V -Tolerant Three-state Outputs) <br> FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKoO. <br> FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. <br> FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. <br> FPo3: Programmable 8 kHz frame pulse corresponding to 4.096, 8.192, 16.384, or 32.768 MHz output clock of CKo3. <br> In Divided Slave modes, the frame pulse width of FPoO-3 cannot be narrower than the input frame pulse ( FPi ) width. |
| H14, D11 | 100, 104 | FPo_OFF0-1 | Generated Offset Frame Pulse Outputs 0 to 1 ( 5 V-Tolerant Three-state Outputs) <br> Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels. |
| F15 | 108 | $\begin{gathered} \text { FPo_OFF2 } \\ \text { or } \\ \text { FPo5 } \end{gathered}$ | Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output) <br> As FPo_OFF2, this is an individually programmable 8 kHz width frame pulse, offset from the output frame boundary by a programmable number of channels. <br> By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes $\mathrm{FPo5}$, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes. |
| $\begin{gathered} \text { B7, C7, B5, } \\ \text { J6, D6, H5 } \end{gathered}$ | $\begin{aligned} & 170,172, \\ & 174,227, \\ & 176,221 \end{aligned}$ | CKoO-5 | ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs) <br> CKoO: 4.096 MHz output clock. <br> CKo1: 8.192 MHz output clock. <br> CKo2: 16.384 MHz output clock. <br> CKo3: 4.096, 8.192, 16.384 or 32.768 MHz programmable output clock; <br> CKo4: 1.544 or 2.048 MHz programmable output clock. <br> CKo5: 19.44 MHz output clock. <br> See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CKoO-3 cannot be higher than input clock (CKi). CKo4 and CKo5 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes. |


| PBGA Pin Number | LQFP Pin Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| B10 | 155 | FPi | ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input) This pin accepts the frame pulse which stays active for 61 ns , 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz . <br> The frame pulse associated with the highest input or output data rate must be applied to this pin when the device is operating in Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. <br> When the device is operating in Multiplied Slave mode, the frame pulse associated with the highest input data rate must be applied to this pin. <br> For all modes (except Master mode with loopback), if the data rate is 16.384 Mbps , a 61 ns wide frame pulse must be used. <br> By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high. |
| B11 | 154 | CKi | ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered Input) <br> This pin accepts a $4.096,8.192$ or 16.384 MHz clock. <br> The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps , a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR). |


| PBGA Pin Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| B6, C6, D5, <br> D4, B4, B3, <br> C5, C4, E3, <br> C2, B2, D2, <br> F3, F4, E2, <br> F2, E1, D1, <br> G1, F1, J1, <br> H1, K1, L1, <br> A7, A5, A6, <br> A4, A3, A2, <br> C1, B1 | $\begin{aligned} & 179,180, \\ & 181,182, \\ & 183,184, \\ & 185,187, \\ & 198,200, \\ & 201,202, \\ & 203,204, \\ & 205,206, \\ & 243,244, \\ & 245,246, \\ & 247,248, \\ & 250,252, \\ & 189,190, \\ & 191,192, \\ & 193,194, \\ & 196,197 \end{aligned}$ | STiO -31 | Serial Input Streams 0 to 31 ( 5 V-Tolerant Inputs with Enabled Internal Pull-downs) <br> The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame. |
| N4, P4, R4, <br> P5, N13, <br> P11, R14, <br> R15, M15, <br> L15, L13, <br> L14, E14, <br> D13, D15, <br> C15, D16, <br> E16, C16, <br> B16, A13, <br> A12, A10, <br> A11, N1, <br> M1, P1, R1, <br> T2, T3, T5, <br> T4 | $\begin{gathered} \hline 6,7,9, \\ 10,51, \\ 52,53, \\ 54,70, \\ 72,73, \\ 74,115, \\ 116,117, \\ 118,125, \\ 126,127, \\ 128,129, \\ 130,131, \\ 132,253, \\ 254,255, \\ 256,1,2, \\ 3,4 \end{gathered}$ | STio0-31 | Serial Output Streams 0 to 31 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs) <br> The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. <br> These output streams can be used as bi-directionals by programming BDH (bit 7) and BDL (bit 6) of Internal Mode Selection (IMS) register. |
| $\begin{gathered} \hline \text { R3, P6, R5, } \\ \text { N5, P12, } \\ \text { N15, P13, } \\ \text { P15, N16, } \\ \text { M16, L16, } \\ \text { K16, H16, } \\ \text { J16, G16, } \\ \text { F16 } \end{gathered}$ | 11, 12, <br> 13, 14, <br> 55, 56, <br> 58, 59, <br> 75, 76, <br> 77, 78, <br> 119, 120, <br> 122, 124 | STOHZO-15 | Serial Output Streams High Impedance Control 0 to 15 ( 5 V -Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0-15 only. |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| B15 | 141 | ODE | Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio - 31 and the output-driven-high control for STOHZO-15. When it is high, STio0 - 31 and STOHZO-15 are enabled. When it is low, STio0-31 are tristated and STOHZO - 15 are driven high. |
| M4, N6, R6, <br> P7, R7, N7, <br> M8, N8, P8, <br> R8, M9, N9, <br> R9, N10, P9, <br> R10 | $\begin{aligned} & \hline 16,18, \\ & 20,22, \\ & 23,24, \\ & 25,26, \\ & 27,28, \\ & 30,32, \\ & 34,36, \\ & 37,38 \end{aligned}$ | D0-15 | Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port. |
| N12 | 44 | $\overline{\text { DTA }}$ _RDY | Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) <br> This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. <br> An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode. |
| R11 | 40 | $\overline{\mathrm{CS}}$ | Chip Select (5V-Tolerant Input) <br> Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access. |
| N11 | 39 | R/产_WR | Read/Write_Write (5 V-Tolerant Input) <br> This input controls the direction of the data bus lines (D0-15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low. |
| R12 | 42 | $\overline{\mathrm{DS}}$ - $\overline{\mathrm{RD}}$ | Data Strobe_Read (5 V-Tolerant Input) <br> This active low input works in conjunction with $\overline{\mathrm{CS}}$ to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface. |
| $\begin{aligned} & \hline \text { K13, K15, } \\ & \text { K14, J11, } \\ & \text { J12, J13, } \\ & \text { J15, H11, } \\ & \text { J14, H12, } \\ & \text { H13, H15, } \\ & \text { G12, G13 } \end{aligned}$ | $\begin{aligned} & \hline 82,84, \\ & 86,87, \\ & 88,89, \\ & 90,91, \\ & 92,93, \\ & 94,96, \\ & 98,99 \end{aligned}$ | A0-13 | Address 0 to 13 ( 5 V-Tolerant Inputs) <br> These pins form the 14 -bit address bus to the internal memories and registers. |


| PBGA Pin <br> Number | LQFP Pin <br> Number | Pin Name |  |
| :---: | :---: | :---: | :--- |
| M13 | 41 | MOT_INTEL | Description <br> This pin selects the Motorola or Intel microprocessor interface to <br> be connected the the device. When this pin is unconnected or <br> connected to high, Motorola interface is assumed. When this pin is <br> connected to ground, Intel interface should be used. |
| P10 | 43 | $\overline{\operatorname{IRQ}}$ | Interrupt (5 V-Tolerant Three-state Output) <br> This programmable active low output indicates that the internal <br> operating status of the DPLL has changed. An external pull-up <br> resistor MUST hold this pin at HIGH level. |
| G2 | 211 | $\overline{\text { RESET }}$ | Device Reset (5 V-Tolerant Input with Internal Pull-up) <br> This input (active LOW) puts the device it its reset state that <br> disables the STio0 - 31 drivers and drives the STOHZO - 15 <br> outputs to high. It also preloads registers with default values and <br> clears all internal counters. To ensure proper reset action, the reset <br> pin must be low for longer than 1 $\mu$ s. Upon releasing the reset <br> signal to the device, the first microprocessor access cannot take <br> place for at least 600 $\mu$ s due to the time required to stabilize the <br> device and the crystal oscillator from the power-down state. Refer <br> to Section Section 17.2 on page 48 for details. |

### 3.0 Device Overview

The device has thirty-two ST-BUS/GCI-Bus inputs (STiO - 31) and thirty-two ST-BUS/GCI-Bus outputs (STio0-31). STio0-31 can also be configured as bi-directional pins, in which case STi0-31 will be ignored. It is a non-blocking digital switch with 204864 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of $2.048,4.096,8.192$ and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of $2.048,4.096,8.192$ and 16.384 Mbps on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZO - 15) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first sixteen ST-BUS/GCI-Bus outputs (STio0-15).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REFO-3, which are sourced by an external $8 \mathrm{kHz}, 1.544 \mathrm{MHz}, 2.048 \mathrm{MHz}, 4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 3 specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:
The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than
the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz , the output data rate cannot be higher than 2.048 Mbps . The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16 -bit data bus, a 14 -bit address bus and six control signals (MOT_INTEL, $\overline{\mathrm{CS}}, \overline{\mathrm{DS}} \quad \overline{\mathrm{RD}}, \mathrm{R} / \overline{\mathrm{W}} \overline{\mathrm{WR}}, \overline{\mathrm{IRQ}}$ and $\overline{\mathrm{DTA}} \_\mathrm{RDY}$ ).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

### 4.0 Data Rates and Timing

The ZL50018 has 32 serial data inputs and 32 serial data outputs. Each stream can be individually programmed to operate at $2.048,4.096,8.192$ or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a $125 \mu \mathrm{~s}$ frame.

The output streams can be programmed to operate as bi-directional streams. The output streams are divided into two groups to be programmed into bi-directional mode. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, input streams $0-15($ STiO -15$)$ are internally tied low, and output streams $0-15($ STioO - 15) are set to operate in a bi-directional mode. Similarly, when BDH (bit 7) in the Internal Mode Selection (IMS) register is set, input streams 16-31 (STi16-31) are internally tied low, and output streams 16-31 (STio16-31) are set to operate in bi-directional mode. The groups do not have to be set into the same mode. Therefore it is possible to have half of the streams operating in bi-directional mode while the other half is operating in normal input/output mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3-0 (bits 3-0) in the Stream Input Control Register 0-31 (SICR0-31). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3-0) in the Stream Output Control Register 0-31 (SOCRO-31). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 2048 channels. If all 32 input streams were operating at 16.384 Mbps ( 256 channels per stream), this would result in 8192 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 2048 channels will occur if eight of the streams are operating at 16.384 Mbps , half the streams are operating at 8.192 Mbps or all streams operating at 4.096 Mbps . With all streams operating at 2.048 Mbps , the capacity will be reduced to 1024 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 2048 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

### 4.1 External High Impedance Control, STOHZO-15

There are 16 external high impedance control signals, STOHZO-15, that are used to control the external drivers for per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STioO-15) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZO-15 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZO-15 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 33.

### 4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50018 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 38. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has to program the CKIN1-0 (bits 6-5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps , the input clock, CKi, must be 16.384 MHz , which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

| HighestInput or Output <br> Data Rate | CKIN 1-0 Bits | Input Clock Rate (CKi) | Input Frame Pulse (FPi) |
| :---: | :---: | :---: | :---: |
| 16.384 Mbps or 8.192 Mbps | 00 | 16.384 MHz | $8 \mathrm{kHz}(61 \mathrm{~ns}$ wide pulse) |
| 4.096 Mbps | 01 | 8.192 MHz | $8 \mathrm{kHz}(122 \mathrm{~ns}$ wide pulse) |
| 2.048 Mbps | 10 | 4.096 MHz | $8 \mathrm{kHz}(244 \mathrm{~ns}$ wide pulse) |

## Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps , the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi , must always follow CKi .

| Highest Input Data Rate | CKIN 1-0 Bits | Input Clock Rate (CKi) | Input Frame Pulse (FPi) |
| :---: | :---: | :---: | :---: |
| 16.384 Mbps or 8.192 Mbps | 00 | 16.384 MHz | $8 \mathrm{kHz}(61 \mathrm{~ns}$ wide pulse) |
| 4.096 Mbps | 01 | 8.192 MHz | $8 \mathrm{kHz}(122 \mathrm{~ns}$ wide pulse) |
| 2.048 Mbps | 10 | 4.096 MHz | $8 \mathrm{kHz}(244 \mathrm{~ns}$ wide pulse) |

Table 2-CKi and FPi Configurations for Multiplied Slave Mode
The ZL50018 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).


Figure 4 - Input Timing when CKIN1-0 bits = " 10 " in the CR


Figure 5 - Input Timing when CKIN1-0 bits $=$ " 01 " in the CR


Figure 6 - Input Timing when CKIN1-0 = " 00 " in the CR

### 5.0 ST-BUS and GCI-Bus Timing

The ZL50018 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a $125 \mu \mathrm{~s}$ frame pulse period.

By default, the ZL50018 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

### 6.0 Output Timing Generation

The ZL50018 generates frame pulse and clock timing. There are five output frame pulse pins (FPoO-3,5) and six output clock pins (CKoO-5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPoO is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

| Pin Name | Output Timing Rate | Output Timing Unit |
| :---: | :---: | :---: |
| FPo0 pulse width | 244 | ns |
| CKo0 | 4.096 | MHz |
| FPo1 pulse width | 122 | ns |
| CKo1 | 8.192 | MHz |
| FPo2 pulse width | 61 | ns |
| CKo2 | 16.384 | MHz |
| FPo3 pulse width | $244,122,61$ or 30 | ns |
| CKo3 | $4.096,8.192,16.384$ or 32.768 | MHz |
| CKo4 | 1.544 or 2.048 | MHz |
| FPo5 pulse width | 51 | ns |
| CKo5 | 19.44 | MHz |

Table 3 - Output Timing Generation
The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKoO-3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz , the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4-5 will not generate valid outputs unless the SLV_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1-0 (bits 13-12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table $\overline{3}$ above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50018 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPoO-3 and CKoO-5 timing. FPo_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo_OFF2 can be labeled as FPo5.


Figure 7 - Output Timing for CKoO and FPoO


Figure 8 - Output Timing for CKo1 and FPo1


Figure 9 - Output Timing for CKo2 and FPo2


Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"


NOTE:
While there is no frame pulse output directly tied to the CKo4, the output clocks are based on the frame pulse generated by FPoO.

Figure 11 - Output Timing for CKo4


Figure 12-Output Timing for CKo5 and FPo5 (FPo_OFF2)

### 7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from $1 / 4$ to $4 / 4$ with a $1 / 4$-bit increment for all input streams unless the stream is operating at 16.384 Mbps , in which case the fractional bit delay has a $1 / 2$-bit increment. By default, the sampling point is set to the $3 / 4$-bit location for non-16.384 Mbps data rates and the $1 / 2$-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to $3 / 4$ bits, again with a $1 / 4$-bit increment unless the output stream is operating at 16.384 Mbps , in which case the output fractional bit advancement has a $1 / 2$-bit increment from 0 to $1 / 2$ bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

### 7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits $8-6$ ) in the Stream Input Control Register 0-31 (SICRO-31) as described in Table 61 on page 93. The input bit delay can range from 0 to 7 bits.


Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

### 7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50018 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5-4) in the Stream Input Control Register 0-31 (SICR0-31). For input streams operating at any rate except 16.384 Mbps , the default sampling point is at $3 / 4$ bit and users can change the sampling point to $1 / 4,1 / 2,3 / 4$ or $4 / 4$ bit position. When the stream is operating at 16.384 Mbps , the default sampling point is $1 / 2$ bit and can be adjusted to a $4 / 4$ bit position.


Note: Last Channel $=31,63,127$ and 255 for $2.048,4.096,8.192$ and 16.384 Mbps mode respectively.
Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by $\operatorname{STIN[n]BD2-0~(bits~} 8-6$ ) to control the bit shift and $\operatorname{STIN[n]SMP1-0~(bits~} 5-4$ ) to control the sampling point in the Stream Input Control Register 0-31 (SICR0-31).


The first 3 bits represent STIN[n]BD2-0 for setting the bit delay.
The second set of 2 bits represent STIN[n]SMP1-0 for setting the sampling point offset.
Example: With a setting of 01110 the offset will be 3 bits at a $1 / 2$ sampling point.
NOTE: Italic settings can be used in 16 Mbps mode ( $1 / 2$ and $4 / 4$ sampling point).
Figure 15 - Input Bit Delay and Factional Sampling Point

### 7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0-31 (SOCR0-31).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2-0 (bits 6-4) of the Stream Output Control Register 0-31 (SOCRO-31) as described in Table 63 on page 97. The output bit advancement can vary from 0 to 7 bits.


Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

### 7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA $1-0$ (bits $8-7$ ) in the Stream Output Control Register $0-31$ (SOCRO-31). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from $0,1 / 4,1 / 2$ to $3 / 4$ bits. For streams operating at 16.384 Mbps , the fractional bit advancement can be set to either 0 or $1 / 2$ bit.


Figure 17-Output Fractional Bit Advancement Timing Diagram (ST-BUS)

### 7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps , the user can advance the STOHZ signals a further $0,1 / 4,1 / 2,3 / 4$ or $4 / 4$ bits by programming STOHZ[n]A 2-0 (bit 11-9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps , the additional STOHZ advancement can be set to $0,1 / 2$ or $4 / 4$ bits by programming the same register.


NOTE: $\mathrm{n}=0$ to 15
NOTE: Last $=$ Last Channel of $31,63,127$ and 255 for 2.048 Mbps, 4.096 Mbps. 8.192 Mbps and 16.384 Mbps modes respectively

Figure 18 - Channel Switching External High Impedance Control Timing

### 8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the $\mathrm{V} / \overline{\mathrm{C}}$ (bit 14) in the Connection Memory Low when $\mathrm{CMM}=0$.

### 8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame +7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/C (bit 14) in the Connection Memory Low when CMM $=0$. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same $125 \mu \mathrm{~s}$ frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.

| $\mathrm{m}=$ input channel number <br> $\mathrm{n}=$ output channel number | $\mathrm{n}-\mathrm{m}<=0$ | $0<\mathrm{n}-\mathrm{m}<7$ | $\mathrm{n}-\mathrm{m}=7$ |  | $\mathrm{n}-\mathrm{m}>7$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | STio < STi | STio >= STi |  |
| T = Delay between input and output | 1 frame - (m-n) | 1 frame + (n-m) |  | n-m |  |

Table 4 - Delay for Variable Delay Mode


Figure 19 - Data Throughput Delay for Variable Delay

### 8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames Input Channel + Output Channel. This can result in a minimum of 1 frame +1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames -1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number ( m ) and output channel number ( $n$ ). The data throughput delay ( $T$ ) is:

$$
T=2 \text { frames }+(n-m)
$$

The constant delay mode is controlled by $\mathrm{V} / \overline{\mathrm{C}}$ (bit 14) in the Connection Memory Low when $\mathrm{CMM}=0$. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.


Figure 20 - Data Throughput Delay for Constant Delay

### 9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM_L) and Connection Memory High (CM_H). The CM_L is 16 bits wide and is used for channel switching and other special modes. The CM_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM_L) is low, $\mu$-law/A-law conversion will be turned off and the contents of CM_H will be ignored. Each connection memory location of the CM_L or CM_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 68 on page 100 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM_L) is programmed low. SCA7-0 (bits 8-1) indicate the source (input) channel address and SSA4-0 (bits 13-9) indicate the source (input) stream address. The 5 -bit contents of the CM_H will be ignored during the normal channel switching mode without the $\mu$-law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM_L) is set to zero. If $\mu$-law/A-law conversion is required, the CM_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM_L) is programmed high, the ZL50018 will operate in one of the special modes described in Table 70 on page 102. When the per-channel message mode is enabled, MSG7-0 (bit $10-3$ ) in the Connection Memory Low (CM_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the $\mu$-law/A-law conversion can also be enabled as required.

### 10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

### 10.1 Memory Block Programming Procedure

1. Set MBPE (bit 3 ) in the Control Register (CR) from low to high.
2. Configure BPD2-0 (bits 3-1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM_L.
3. Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 - 0 will be loaded into bits $2-0$ of all CM_L positions. The remaining CM_L locations (bits 15 -3 ) and the programmable values in the CM_H (bits $4-0$ ) will be loaded with zero values.
The following tables show the resulting values that are in the CM_L and CM_H connection memory locations.

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | BPD2 | BPD1 | BPD0 |

Table 5 - Connection Memory Low After Block Programming

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 6 - Connection Memory High After Block Programming
Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0 .
It takes at least two frame periods ( $250 \mu \mathrm{~s}$ ) to complete a block program cycle.
MBPS (bit 0 ) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0 ) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

### 11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.
Table 7, "ZL50018 Operating Modes" on page 37 summarizes the different modes of operation available within the ZL50018. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 18, "Control Register (CR) Bits" on page 55) indicated in the table.

| Device |  | Input Pins |  |  |  | $\begin{gathered} \hline \text { CR Register } \\ \hline \text { Bits } \end{gathered}$ |  |  | Output Clock Pins |  |  |  | Clock Source |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Control |  | Signal |  |  |  |  | Reference Lock |  | Enabled |  |  |  |
| Major | Minor | OSC_EN | $\underset{[1: 0]}{\mathrm{MODE}} 4 \mathrm{MM}$ | OSCi | CKi | $\begin{array}{\|l} \hline \text { OPM } \\ \text { [1:0] } \end{array}$ | SLV_DPLLEN | CKi_LP | CKo0-3 | CKo4-5 | CKo0-3 | CKo4-5 | STi | STo |
| Master | CKi | 1 | 00 | 20 MHz | 4/8/16 M | 00 | X | 0 | Freerun, Holdover or REF0-3 |  | Yes | Yes | CKi*( | $\begin{gathered} \text { Cko2 } \\ \text { (DPLL) } \end{gathered}$ |
|  | Loopback |  |  |  | X |  |  | 1 |  |  | Cko2 |  |  |  |  |
| Divided Slave | 4 M | 1 | 11 | 20 MHz | 4 M | 01 | 1 | X | CKi | REF0-3 |  | Yes | CKi | $\begin{gathered} \hline \text { CKoO-3 } \\ \text { (CKi) } \end{gathered}$ |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
|  | 4 M | 0 | 11 | X | 4 M | X0 | 0 |  |  | X |  | No |  |  |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
| Multiplied | 4 M | 1 | 11 | 20 MHz |  | 11 | 1 |  | CKi MULT | REF0-3 |  | Yes |  | CKo0-3 (CKi MULT) |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
|  | 4 M | 0 | 11 | X | 4 M | X1 | 0 |  |  | X |  | No |  |  |
|  | 8/16 M |  | 00 |  | 8/16 M |  |  |  |  |  |  |  |  |  |
| Legend: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X - Don't care or not applicable. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reference REF0-3 = Cki $=$ Bypa Cki MULT * CKi must Clock Sour | Lock - Refe Normal Mod ss. Cki is p Cki is pas be phase a ce - Refers | s to what s ssed directly sed through ligned (edge to which clo | ignal the out <br> ly through to clock multip synchronous ock samples | ut pins are <br> CKo0-3. <br> er to CKoO <br> s) to CKoO <br> Ti and which | e locked to <br> 0-3. <br> -3. <br> ich clock | outputs | STo; STi applies | when STi | or STio is inp | put; STo a |  | plies wh | en STio is | output. |  |

Table 7 - ZL50018 Operating Modes

### 11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REFO to REF3, which are sourced by an external $8 \mathrm{kHz}, 1.544 \mathrm{MHz}, 2.048 \mathrm{MHz}, 4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio - 31 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKoO-5) and frame pulses (FPoO-3 and FPo_OFFO-2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 ( 16.384 MHz ) and FPo2 ( 61 ns pulse) are used so that all input data rates are available.

### 11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio - 31 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz , the input and output data rate cannot be higher than 2.048 Mbps and the generated output clock rates cannot exceed 4.096 MHz . If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

### 11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0-31 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

### 12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 3 compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1 ns (except for the 1.544 MHz output).

The input locking range of the DPLL is programmable, such that it can be larger than the strict Stratum 3 requirements.

The DPLL is able to lock to an input reference presented on the REFO-3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

While in freerun mode, the DPLL is able to work in software mode which allows the user to program an output frequency offset value through the microport of the device. Depending on the selected software mode, the DPLL outputs can:
a. gradually meet the given frequency offset (following pre-programmed phase alignment speed (phase slope) and internal filter response), or
b. immediately, upon finishing the microport write, reach the given frequency offset, allowing an external filter to be used.

### 12.1 DPLL Timing Modes

There are four functional modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional modes, the DPLL can also be programmed to internal reset mode.

### 12.1.1 Normal Mode

In normal timing mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

### 12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

The accuracy of the output clock with respect to the last valid input clock is subject to certain standards referred to as Stratum levels where each level requires a certain accuracy. The standards ANSI T1.101 and Telcordia GR-1244-CORE specify the Stratum level requirements. Where ANSI just gives one total number, Telcordia splits it into three components, thereby creating a more stringent requirement than ANSI.

In order to meet Stratum 3, the holdover accuracy of the DPLL is better than 0.05 ppm . Note that in order for the system to meet Stratum 3, the system clock provided by the external oscillator must meet the requirements for the temperature dependence and drift. If Stratum 3 accuracy is not required, a less stable and cheaper system clock can be used instead.

### 12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or in holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

### 12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000), all references, REFO-3, will have equal importance. A circulating Round Robin selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 $->$ REF1 $\rightarrow$ REF2 $->$ REF3 -> REF0, etc.


Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference

### 12.1.3.2 Automatic Reference Switching With Preference

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference (RCCR Register, PMS2-0 bits $=001$ ). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

|  | Primary Reference (Preferred) | Secondary Reference |
| :---: | :---: | :---: |
| Option 1 | Ref 0 | Ref 1 |
| Option 2 | Ref 1 | Ref 2 |
| Option 3 | Ref 2 | Ref 3 |
| Option 4 | Ref 3 | Ref 0 |

Table 8 - Preferred Reference Selection Options
Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.


Note: other combinations not shown here are invalid settings and should not be used
Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference

With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

### 12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator and a programmed centre frequency. To meet Stratum 3, the accuracy of the circuitry for the freerunning output clock must be 4.6 ppm or better. The circuit's freerun accuracy is better than 0.003 ppm .

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

### 12.1.5 Software Controlled Mode

When the DPLL is in the freerun mode, it can be put into software controlled mode by enabling the SWE (bit 3) in the DPLL Control Register (DPLLCR). The Software Delta Frequency Register (SWDFR) contains the frequency offset to which the DPLL outputs will move. If SWF (bit 4) in the DPLL Control Register (DPLLCR) is low, the DPLL outputs will gradually move to the given frequency offset, with the speed defined by the DPLL internal filter and phase alignment speed (phase slope) limiter. If SWF (bit 4) is high, the DPLL outputs will reach the Software Delta Frequency Register (SWDFR) frequency offset immediately after it is written, allowing an external software-based filter and phase alignment speed (phase slope) limiter to be used. When SWE (bit 3) is low or the DPLL is not in the freerun mode, the value of Software Delta Frequency Register (SWDFR) will be ignored. For detailed description of the DPLL Control Register (DPLLCR) bits and the Software Delta Frequency Register (SWDFR) bits see Table 29 on page 65, and Table 33 on page 70, respectively.

### 12.1.6 DPLL Internal Reset Mode

DPLL_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

### 13.0 DPLL Frequency Behaviour

### 13.1 Input Frequencies

The DPLL is capable of synchronizing to one of the following input frequencies:

| 8 kHz |
| :---: |
| $1.544 \mathrm{MHz}(\mathrm{DS} 1)$ |
| 2.048 MHz (E1) |
| 4.096 MHz |
| 8.192 MHz |
| 16.384 MHz |
| 19.44 MHz |

Table 9 - DPLL Input Reference Frequencies

### 13.2 Input Frequencies Selection

The input frequencies of REF $0-3$ can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 29 on page 65, Table 30 on page 67, Table 41 on page 76 and Table 59 on page 91 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR), respectively.

### 13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

| CKo0 | 4.096 MHz |
| :--- | :--- |
| CKo1 | 8.192 MHz |
| CKo2 | 16.384 MHz |
| CKo3 | $4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}, 16.384 \mathrm{MHz}$ or 32.768 MHz |
| CKo4 | 1.544 MHz or 2.048 MHz |
| CKo5 | 19.44 MHz |
| FPo0 | $8 \mathrm{kHz}(244 \mathrm{~ns}$ wide pulse) |
| FPo1 | 8 kHz (122 ns wide pulse) |
| FPo2 | $8 \mathrm{kHz}(61 \mathrm{~ns}$ wide pulse) |
| FPo3 | $8 \mathrm{kHz}(122 \mathrm{~ns}, 61 \mathrm{~ns}$ or 30 ns wide pulse) |
| FPo5 | 8 kHz (51 ns wide pulse) |

Table 10 - Generated Output Frequencies

### 13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is $\pm 130 \mathrm{ppm}$ for the T 1 clock ( 1.544 MHz ). If the system clock (crystal/oscillator) accuracy is $\pm 30 \mathrm{ppm}$, it requires a minimum pull-in range of $\pm 160 \mathrm{ppm}$. Users who do not require the $\pm 30 \mathrm{ppm}$ freerun accuracy of the DPLL can use a $\pm 100 \mathrm{ppm}$ system clock. Therefore the pull-in range is a minimal $\pm 230 \mathrm{ppm}$. The pull-in range is programmable through the Frequency Locking Range Register (FLRR) as described in Table 35 on page 71. Since the width of the register is 14 bits, the maximum programmable pull-in range can be as high as $\pm 372 \mathrm{ppm}$. The minimum pull-in/hold-in range required for Stratum 3 clocks is $\pm 4.6 \mathrm{ppm}$. The default pull-in range of this device is $\pm 20 \mathrm{ppm}$.

### 14.0 Jitter Performance

### 14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50018 has an exceptional cycle to cycle timing variation tolerance of 20 ns . This allows the ZL50018 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

### 14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, it safely can be said that any provided input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is $\pm 1023 \mathrm{UI}_{\mathrm{p}-\mathrm{p}}$.

### 14.3 Jitter Transfer Function

The corner frequency ( -3 dB ) of the DPLL is programmable through LPF (bits 3-0) in the Bandwidth Control Register (BWCR) from 0.475 Hz to 15.5 kHz , in 16 steps. Stratum 3 requires a corner frequency of maximally 3 Hz . The default corner frequency is 1.9 Hz .

### 15.0 DPLL Specific Functions and Requirements

### 15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms . The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 36 on page 72 and Table 37 on page 72 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDIR) respectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 41 on page 76 for the bit description of the Reference Change Status Register (RCSR).

### 15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 3 requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 40 on page 75 .

### 15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 38 on page 73. Stratum 3 requires that the phase alignment speed not exceed 81 ns per
$1.326 \mathrm{~ms}(61 \mathrm{ppm})$. The width of the register and the limiter circuitry, if not bypassed, provide a maximum phase change alignment speed of 186 ppm .

The limiter circuitry can be bypassed by programming BLM (bit 13) in the Bandwidth Control Register (BWCR). Bypassing limiter (combined with choice of other parameters in the BWCR register) can achieve very fast lock of the output clock to the selected input reference. A side effect of the bypassing limiter is manifested through much higher intrinsic jitter. Once the bypassing is stopped, the jitter characteristics are guaranteed. The phase alignment speed default value is 56 ppm .

### 15.4 Fast Locking Mode

If very fast locking feature (i.e., locking time in order of 1 s ) is desirable, the Bandwidth Control Register (BWCR) can be programmed to accommodate the feature for any selected corner frequency. In this mode, the DPLL's phase alignment speed limiter is bypassed. See Table 39, "Bandwidth Control Register (BWCR) Bits" on page 73.

Semi-fast locking mode does not bypass the internal phase alignment speed limiter, thereby maintaining phase alignment speed. This mode can be achieved by programming the SM_FST bit in the DPLL Control Register.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

### 15.5 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 57 on page 88. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 58 on page 89 for details.

### 15.6 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period ( 10 ns ). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

Registers containing the lower and upper limits of the acceptance range for the single input reference period measurement are: Reference Lower Limit Registers: R0LLR, R1LLR, R2LLR and R3LLR and the Reference Upper Limit Registers: R0ULR, R1ULR, R2ULR and R3ULR.

The default values for the upper and lower limits are shown in the following table:

| Reference Frequency | Comment |
| :---: | :---: |
| 8 kHz | 10 UI p-p |
| 1.544 MHz | 0.3 UI p-p |
| 2.048 MHz | 0.2 Ul p -p |
| 4.096 MHz | 0.2 Ul p-p |
| 8.192 MHz | 0.2 Ul p -p |
| 16.384 MHz | 0.2 UI p-p |
| 19.44 MHz | 0.2 Ul p-p |

Table 11 - Values for Single Period Limits

| Reference <br> Frequency | Upper Limit (in <br> $\mathbf{1 0}$ ns units) | Lower Limit (in <br> $\mathbf{1 0}$ ns units) | Comment |
| :---: | :---: | :---: | :---: |
| 8 kHz | 'h2E4A | 'h335C | $6.4 \mathrm{us} \mathrm{(10} \mathrm{Ulp-p} \mathrm{of} \mathrm{1.544} \mathrm{MHz)}$ |
| 1.544 MHz | 'h002B | 'h0055 | 0.3 Ulp-p |
| 2.048 MHz | 'h0025 | 'h003B | 0.2 Ulp-p |
| 4.096 MHz | 'h0011 | 'h001E | 0.2 Ulp-p |
| 8.192 MHz | 'h0007 | 'h000F | 0.2 Ulp-p |
| 16.384 MHz | 'h0002 | 'h0008 | 0.2 Ulp-p |
| 19.44 MHz | 'h0002 | 'h0007 | 0.2 Ulp-p |

Table 12 - Default Values for Single Period Limits

### 15.7 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough and is programmable. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring, by default, is 10 seconds. The time base is defined in the number of reference clock cycles and is programmable.

Assuming that the evaluation time is chosen to be the same regardless of reference frequency ( 10 seconds), the parameters that allow hysteresis functionality also have the same values, regardless of the reference frequency. These parameters (near lower, far lower, near upper and far upper limits) are programmable.

Registers containing the multi period count are: Reference Multi-Period Counter Registers: ROMPCRL, ROMPCRU, R1MPCRL, R1MPCRU, R2MPCRL, R2MPCRU, R3MPCRL and R3MPCRU.

For the measurement length of multiple clock periods, the period count is set by the Reference Multi-Period Count Registers - Lower 16 Bits: ROMPCRL, R1MPCRL, R2MPCRL and R3MPCRL and the Reference Multi-Period Count Registers - Upper 16 Bits: ROMPCRU, R1MPCRU, R2MPCRU, and R3MPCRU.

The near upper measurement limits are set by the Multi-Period Near Upper Limit Registers, MPNULRL and MPNULRU.

The far upper measurement limits are set by the Multi-Period Far Upper Limit Registers, MPFULRL and MPFULRU.

The near lower measurement limits are set by the Multi-Period Near Lower Limit Registers, MPNLLRL and MPNLLRU.

The far lower measurement limits are set by the Multi-Period Far Lower Limit Registers, MPFLLRL and MPFLLRU.
The registers' default values upon the device reset comply to Stratum 3 when reference frequencies are 8 kHz . If MRLE (bit 2) of the DPLL Control Register (DPLLCR) is not set, all above mentioned registers for limits and counter values will be ignored and the Stratum 3 default values will be used. The values that comply to Stratum 3 for each
detected input reference frequency are used. In order to use programmed values for the monitor registers, MRLE (bit 2) has to be set, in the eventuality that values other than Stratum 3 compliant values are desired.

|  | Stratum 3 Default Values <br> (in 10 ns units) |
| :--- | :---: |
| Far Upper Limit | -11.287 ppm <br> 'h3B9A9DE8 |
| Near Upper Limit | -9.913 ppm <br> 'h3B9AA346 |
| Nominal Value | 0 ppm <br> 'h3B9AC9FF |
| Near Lower Limit | 9.913 ppm <br> 'h3B9AF0B8 |
| Far Lower Limit | 11.287 ppm <br> 'h3B9AF616 |

Table 13 - Default Multi-period Hysteresis Limits

### 16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15-0), 14 bit address bus (A130 ) and six control signals (MOT_INTEL, $\overline{C S}, \overline{D S} \_\overline{R D}, R / \bar{W} \_\overline{W R}, \overline{I R Q}$ and $\overline{D T A} \_R D Y$ ).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7-0 will be used and D15-8 will output zeros.

For a CM_L read or write operation, all bits (D15-0) of the data bus will be used. For a CM_H write operation, D4 0 of the data bus must be configured and D15-5 are ignored. D15-5 must be driven either high or low. For a CM_H read operation, D4-0 will be used and D15-5 will output zeros.

Refer to Figure 26 on page 108, Figure 27 on page 109, Figure 28 on page 110 and Figure 29 on page 111 for the microprocessor timing.

### 17.0 Device Reset and Initialization

The $\overline{\operatorname{RESET}}$ pin is used to reset the ZL50018. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STio0-31 outputs
- drives the STOHZO - 15 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters


### 17.1 Power-up Sequence

The recommended power-up sequence is for the $\mathrm{V}_{\mathrm{DD}}$ ıo supply (normally +3.3 V ) to be established before the power-up of the $\mathrm{V}_{\mathrm{DD}}$ CORE supply (normally +1.8 V ). The $\mathrm{V}_{\mathrm{DD}}$ CORE supply may be powered up at the same time as $\mathrm{V}_{\mathrm{DD} \text { _ı }}$, but should not "lead" the $\mathrm{V}_{\mathrm{DD}}$ ıo supply by more than 0.3 V .

### 17.2 Device Initialization on Reset

Upon power up, the ZL50018 should be initialized as follows:

- Set the ODE pin to low to disable the STio0-31 outputs and to drive STOHZO-15 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the $\overline{\text { RESET }}$ pin to zero for longer than $1 \mu \mathrm{~s}$
- After releasing the $\overline{\text { RESET }}$ pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 - 0 (bit $6-5$ ) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least $500 \mu$ s prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

NOTE: If an external oscillator is used, the waiting time is $500 \mu \mathrm{~s}$. Without the external oscillator, if CKi is 16.384 MHz , the waiting time is $500 \mu \mathrm{~s}$; if CKi is 8.192 MHz , the waiting time is 1 ms ; if CKi is 4.096 MHz , the waiting time is 2 ms .

### 17.3 Software Reset

In addition to the hardware reset from the $\overline{\text { RESET }}$ pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

### 18.0 Pseudo-random Bit Generation and Error Detection

The ZL50018 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of $2^{15}-1$ pseudo-random code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time ( $125 \mu \mathrm{~s}$ ). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (BRCR) - ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (BRSR) - ST[n]BRS7-0 (bit 7-0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (BRLR) - ST[n]BL8-0 (bit 8-0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of $2.048,4.096,8.192$ or 16.384 Mbps , respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.
- BER Receiver Error Register (BRER) - This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM_L). PCC1-0 (bits 2-1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames ( $250 \mu \mathrm{~s}$ ) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

### 19.0 PCM A-law/ $\mu$-law Translation

The ZL50018 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature, the Connection Memory High (CM_H) entry for the output channel must be programmed. $\overline{\mathrm{V}} / \mathrm{D}$ (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1-0 (bits $3-2$ ) programs the input coding law and OCL1-0 (bits 1-0) programs the output coding law as shown in Table 14.

The different code options are:

| Input Coding <br> $($ ICL1- 0) | Output Coding <br> (OCL1 - 0) | Voice Coding <br> $(\overline{\mathbf{V} / D}$ bit = 0) | Data Coding <br> (V/D bit = 1) |
| :---: | :---: | :--- | :--- |
| 00 | 00 | ITU-T G.711 A-law | No code |
| 01 | 01 | ITU-T G.711 $\mu$-law | Alternate Bit Inversion (ABI) |
| 10 | 10 | A-law without Alternate Bit <br> Inversion (ABI) | Inverted Alternate Bit <br> Inversion (ABI) |
| 11 | 11 | $\mu$-law without Magnitude <br> Inversion (MI) | All bits inverted |

Table 14 - Input and Output Voice and Data Coding
For voice coding options, the ITU-T G. 711 A-law and ITU-T G. $711 \mu$-law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0). $\mu$-law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits $(6,4,2,0)$ while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits $(7,5,3,1)$. When the "All bits inverted" option is selected, all of the bits $(7,6,5,4,3,2,1,0)$ are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50018 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the $\overline{\mathrm{V}} / \mathrm{D}$ (bit 4 ) of the Connection Memory High (CM_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

### 20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFRO-31), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

| Data Rate | Quadrant 0 | Quadrant 1 | Quadrant 2 | Quadrant 3 |
| :---: | :---: | :---: | :---: | :---: |
| 2.048 Mbps | Channel 0-7 | Channel 8-15 | Channel 16-23 | Channel 24-31 |
| 4.096 Mbps | Channel 0-15 | Channel 16-31 | Channel 32-47 | Channel 48-63 |
| 8.192 Mbps | Channel 0-31 | Channel 32-63 | Channel 64-95 | Channel 96-127 |
| 16.384 Mbps | Channel 0-63 | Channel 64-127 | Channel 128-191 | Channel 192-255 |

Table 15 - Definition of the Four Quadrant Frames
When the quadrant frame control bits, STIN[n]Q3C2-0 (bit 11-9), STIN[n]Q2C2-0 (bit 8-6), STIN[n]Q1C2-0 (bit $5-3$ ) or STIN[n]Q1C2-0 (bit 2-0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or " 0 " as shown by the following table:

| STIN[n]Q[y]C[2:0] | Action |
| :---: | :--- |
| $0 x x$ | Normal Operation |
| 100 | Replaces LSB of every channel in Quadrant y with '0' |
| 101 | Replaces LSB of every channel in Quadrant y with '1' |
| 110 | Replaces MSB of every channel in Quadrant y with '0' |
| 111 | Replaces MSB of every channel in Quadrant y with ' 1 ' |
| Note: $\mathrm{y}=0,1,2,3$ |  |

Table 16 - Quadrant Frame Bit Replacement
Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

### 21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

### 21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50018 test functions. It consists of three input pins and one output pin as follows:

- Test Clock Input (TCK) - TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- Test Mode Selection Inputs (TMS) - The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- Test Data Input (TDi) - Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- Test Data Output (TDo) - Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) - Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.


### 21.2 Instruction Register

The ZL50018 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

### 21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50018 JTAG interface contains three test data registers:

- The Boundary-Scan Register - The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50018 core logic.
- The Bypass Register - The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register - The JTAG device ID for the ZL50018 is 0 C36214B ${ }_{\mathrm{H}}$

| Version | $<31: 28>$ | 0000 |
| :--- | :--- | :--- |
| Part Number | $<27: 12>$ | 1100001101100010 |
| Manufacturer ID | $<11: 1>$ | 00010100101 |
| LSB | $<0>$ | 1 |

### 21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

### 22.0 Register Address Mapping

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $0000_{H}$ | R/W | Control Register | CR | Switch/Hardware |
| $0001_{H}$ | R/W | Internal Mode Selection Register | IMS | Switch/Hardware |
| 0002H | R/W | Software Reset Register | SRR | Hardware Only |
| $0003_{H}$ | R/W | Output Clock and Frame Pulse Control Register | OCFCR | DPLL/Hardware |
| $0^{0004}{ }_{H}$ | R/W | Output Clock and Frame Pulse Selection Register | OCFSR | DPLL/Hardware |
| $0005_{H}$ | R/W | FPo_OFF0 Register | FPOFF0 | DPLL/Hardware |
| $0^{0006}{ }_{\text {H }}$ | R/W | FPo_OFF1 Register | FPOFF1 | DPLL/Hardware |
| $0007_{\text {H }}$ | R/W | FPo_OFF2 Register | FPOFF2 | DPLL/Hardware |
| $0010_{H}$ | R Only | Internal Flag Register | IFR | Switch/Hardware |
| $0^{0011}{ }_{H}$ | R Only | BER Error Flag Register 0 | BERFR0 | Switch/Hardware |
| 0012 ${ }_{\text {H }}$ | R Only | BER Error Flag Register 1 | BERFR1 | Switch/Hardware |
| $0013{ }_{H}$ | R Only | BER Receiver Lock Register 0 | BERLR0 | Switch/Hardware |
| $0014_{H}$ | R Only | BER Receiver Lock Register 1 | BERLR1 | Switch/Hardware |
| $0^{0040}{ }_{H}$ | R/W | DPLL Control Register | DPLLCR | DPLL/Hardware |
| $0041_{H}$ | R/W | Reference Frequency Register | RFR | DPLL/Hardware |
| 0042 ${ }_{\text {H }}$ | R/W | Centre Frequency Register - Lower 16 Bits | CFRL | DPLL/Hardware |
| $0043{ }_{H}$ | R/W | Centre Frequency Register - Upper 10 Bits | CFRU | DPLL/Hardware |
| $0044_{H}$ | R/W | Software Delta Frequency Register | SWDFR | DPLL/Hardware |
| $0045{ }_{\text {H }}$ | R Only | Frequency Offset Register | FOR | DPLL/Hardware |
| $0046{ }_{\text {H }}$ | R/W | Frequency Locking Range Register | FLRR | DPLL/Hardware |
| $0047_{H}$ | R/W | Lock Detector Threshold Register | LDTR | DPLL/Hardware |
| $0048_{\text {H }}$ | R/W | Lock Detector Interval Register | LDIR | DPLL/Hardware |
| $0^{0049}{ }_{\text {H }}$ | R/W | Slew Rate Limit Register | SRLR | DPLL/Hardware |
| $004 \mathrm{~A}_{\mathrm{H}}$ | R/W | Bandwidth Control Register | BWCR | DPLL/Hardware |
| $004 \mathrm{~B}_{\mathrm{H}}$ | R/W | Reference Change Control Register | RCCR | DPLL/Hardware |
| $004 \mathrm{C}_{\mathrm{H}}$ | R Only | Reference Change Status Register | RCSR | DPLL/Hardware |
| $004 \mathrm{E}_{\mathrm{H}}$ | R/W | Multi-period Near Upper Limit Register - Lower 16 Bits | MPNULRL | DPLL/Hardware |

Table 17 - Address Map for Registers (A13 = 0)

| $004 \mathrm{~F}_{\mathrm{H}}$ | R/W | Multi-period Near Upper Limit Register - Upper 16 Bits | MPNULRU | DPLL/Hardware |
| :---: | :---: | :---: | :---: | :---: |
| $0^{0050}{ }_{H}$ | R/W | Multi-period Far Upper Limit Register - Lower 16 Bits | MPFULRL | DPLL/Hardware |
| $0051{ }_{\text {H }}$ | R/W | Multi-period Far Upper Limit Register - Upper 16 Bits | MPFULRU | DPLL/Hardware |
| $0^{0052}{ }_{H}$ | R/W | Multi-period Near Lower Limit Register - Lower 16 Bits | MPNLLRL | DPLL/Hardware |
| $0053{ }_{H}$ | R/W | Multi-period Near Lower Limit Register - Upper 16 Bits | MPNLLRU | DPLL/Hardware |
| $0^{0054}{ }_{H}$ | R/W | Multi-period Far Lower Limit Register - Lower 16 Bits | MPFLLRL | DPLL/Hardware |
| $0055_{\mathrm{H}}$ | R/W | Multi-period Far Lower Limit Register - Upper 16 Bits | MPFLLRU | DPLL/Hardware |
| $0^{0056}{ }_{H}$ | R/W | Reference 0 Multi-period Count Register - Lower 16 Bits | ROMPCRL | DPLL/Hardware |
| $0^{0057}{ }_{H}$ | R/W | Reference 0 Multi-period Count Register - Upper 16 Bits | ROMPCRU | DPLL/Hardware |
| $0^{0058}{ }_{H}$ | R/W | Reference 0 Upper Limit Register | ROULR | DPLL/Hardware |
| $0^{0059}{ }_{\text {H }}$ | R/W | Reference 0 Lower Limit Register | ROLLR | DPLL/Hardware |
| $005 \mathrm{~A}_{\mathrm{H}}$ | R/W | Reference 1 Multi-period Count Register - Lower 16 Bits | R1MPCRL | DPLL/Hardware |
| $0^{005 B}{ }_{H}$ | R/W | Reference 1 Multi-period Count Register - Upper 16 Bits | R1MPCRU | DPLL/Hardware |
| $005 \mathrm{C}_{\mathrm{H}}$ | R/W | Reference 1 Upper Limit Register | R1ULR | DPLL/Hardware |
| $005 \mathrm{D}_{\mathrm{H}}$ | R/W | Reference 1 Lower Limit Register | R1LLR | DPLL/Hardware |
| $005 \mathrm{E}_{\mathrm{H}}$ | R/W | Reference 2 Multi-period Count Register - Lower 16 Bits | R2MPCRL | DPLL/Hardware |
| $005 \mathrm{~F}_{\mathrm{H}}$ | R/W | Reference 2 Multi-period Count Register - Upper 16 Bits | R2MPCRU | DPLL/Hardware |
| $0^{0060}{ }_{H}$ | R/W | Reference 2 Upper Limit Register | R2ULR | DPLL/Hardware |
| $0^{0061}{ }_{\text {H }}$ | R/W | Reference 2 Lower Limit Register | R2LLR | DPLL/Hardware |
| $0^{0062}{ }_{H}$ | R/W | Reference 3 Multi-period Count Register - Lower 16 Bits | R3MPCRL | DPLL/Hardware |
| $0063_{\mathrm{H}}$ | R/W | Reference 3 Multi-period Count Register - Upper 16 Bits | R3MPCRU | DPLL/Hardware |
| $0^{0064}{ }_{\text {H }}$ | R/W | Reference 3 Upper Limit Register | R3ULR | DPLL/Hardware |
| $0^{0065}{ }_{\text {H }}$ | R/W | Reference 3 Lower Limit Register | R3LLR | DPLL/Hardware |
| $0^{0066}{ }_{H}$ | R Only | Interrupt Register | IR | DPLL/Hardware |
| $0067_{\text {H }}$ | R/W | Interrupt Mask Register | IMR | DPLL/Hardware |
| $0^{0068}{ }_{H}$ | R/W | Interrupt Clear Register | ICR | DPLL/Hardware |
| $0^{0069}{ }_{H}$ | R Only | Reference Status Register | RSR | DPLL/Hardware |
| $006 \mathrm{~A}_{\mathrm{H}}$ | R/W | Reference Mask Register | RMR | DPLL/Hardware |
| $006 \mathrm{~B}_{\mathrm{H}}$ | R Only | Reference Frequency Status Register | RFSR | DPLL/Hardware |
| $006 \mathrm{C}_{\mathrm{H}}$ | R/W | Output Jitter Control Register | OJCR | DPLL/Hardware |
| $\begin{aligned} & 0100_{H^{-}} \\ & 011 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | Stream Input Control Registers 0-31 | SICRO-31 | Switch/Hardware |

Table 17 - Address Map for Registers (A13 = 0) (continued)

| $\begin{aligned} & 0120_{\mathrm{H}^{-}} \\ & 013 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | Stream Input Quadrant Frame Registers 0-31 | SIQFR0-31 | Switch/Hardware |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0200_{H^{-}}^{-} \\ & 021 F_{H} \end{aligned}$ | R/W | Stream Output Control Registers 0-31 | SOCR0-31 | Switch/Hardware |
| $\begin{aligned} & 0300_{H^{-}}^{-} \\ & 031 F_{H} \end{aligned}$ | R/W | BER Receiver Start Registers 0-31 | BRSR0-31 | Switch/Hardware |
| $\begin{aligned} & 0320_{H^{-}}^{-} \\ & 033 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | BER Receiver Length Registers 0-31 | BRLR0-31 | Switch/Hardware |
| $\begin{aligned} & 0340_{H^{-}} \\ & 035 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R/W | BER Receiver Control Registers 0-31 | BRCR0-31 | Switch/Hardware |
| $\begin{aligned} & 0360_{H^{-}}^{-} \\ & 037 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | R Only | BER Receiver Error Registers 0-31 | BRER0-31 | Switch/Hardware |

Table 17 - Address Map for Registers $($ A13 = 0) (continued)

### 23.0 Detailed Register Description



Table 18 - Control Register (CR) Bits


Table 18 - Control Register (CR) Bits (continued)

| External Read/Write Address: $0001_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\stackrel{\text { STIO- }}{\text { PD_EN }}$ | BDH | BDL | RBER | $\begin{gathered} \hline \text { TBER } \\ \text { EN } \end{gathered}$ | ${ }_{2}^{\text {BPD }}$ | BPD 1 | BPD 0 | MBPS |
| Bit | Name |  |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-9 | Unused |  |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |
| 8 | $\underset{E N}{\text { STIO_PD_ }}$ |  |  | STio Pull-down Enable <br> When this bit is low, the pull-down resistors on all STio pads will be disabled. When this bit is high, the pull-down resistors on all STio pads will be enabled. |  |  |  |  |  |  |  |  |  |  |  |
| 7 | BDH |  |  | Bi-directional Control for Streams 16-31 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | BDH STio16 $\mathbf{- 3 1}$ Operation <br> 0 normal operation: <br> STi16-31 are inputs <br> STio16-31 are outputs <br> 1 bi-directional operation: <br> STi16-31 tied low internally <br> STio16-31 are bi-directional |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 6 | BDL |  |  |  |  |  |  |  |  |  |  |  | Bi-directional Control for Streams 0-15 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | BDL STio0 $\mathbf{- 1 5}$ Operation <br> 0 normal operation: <br> STiO-15 are inputs <br> STio0-15 are outputs |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 1 |  | $\begin{aligned} & \text { irectio } \\ & -15 \text { tie } \\ & -15 \text { a } \end{aligned}$ | al ope low in bi-dir | ration: rnally ctional |  |  |  |  |
| 5 |  | RBEREN |  |  |  |  |  |  |  |  |  | PRBS Receiver Enable <br> When this bit is low, all the BER receivers are disabled. To enable any BER receivers, this bit MUST be high. |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | TBEREN | PRBS Transmitter Enable <br> When this bit is low, all the BER transmitters are disabled. To enable any BER transmitters, this bit MUST be high. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3-1 |  | BPD2-0 | Block Programming Data These bits refer to the value to be loaded into the connection memory, whenever the memory block programming feature is activated. After the MBPE bit in the Control Register is set to high and the MBPS bit in this register is set to high, the contents of the bits BPD2-0 are loaded into bits 2-0 of the Connection Memory Low. Bits 15-3 of the Connection Memory Low and bits 15-0 of Connection Memory High are zeroed. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 19 - Internal Mode Selection Register (IMS) Bits

External Read/Write Address: $0001_{\mathrm{H}}$
Reset Value: $0000_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { STIO_ } \\ & \text { PD_EN } \end{aligned}$ | BDH | BDL | $\begin{gathered} \text { RBER } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { TBER } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \hline \text { BPD } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \mathrm{BPD} \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { BPD } \\ 0 \end{gathered}$ | MBPS |


| Bit | Name | Description |
| :---: | :---: | :--- |
| 0 | MBPS | Memory Block Programming Start <br> A zero to one transition of this bit starts the memory block programming function. The <br> MBPS and BPD2 - 0 bits in this register must be defined in the same write operation. <br> Once the MBPE bit in the Control Register is set to high, the device requires two <br> frames to complete the block programming. After the programming function has fin- <br> ished, the MBPS bit returns to low, indicating the operation is completed. When MBPS <br> is high, MBPS or MBPE can be set to low to abort the programming operation. <br> Whenever the microprocessor writes a one to the MBPS bit, the block programming <br> function is started. As long as this bit is high, the user must maintain the same logical <br> value to the other bits in this register to avoid any change in the device setting. |

Table 19 - Internal Mode Selection Register (IMS) Bits (continued)


Table 20 - Software Reset Register (SRR) Bits

| External Read/Write Address: $0003_{\mathrm{H}}$ Reset Value: $\mathbf{0 0 0 0}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { FPOF2 } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { FPOF1 } \\ \hline \text { EN } \end{gathered}$ | $\begin{gathered} \text { FPOFO } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \text { CKOS } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \hline \text { CKO4 } \\ \text { EN } \end{gathered}$ | $\begin{aligned} & \hline \text { CKO } \\ & \text { FPOO } \\ & \text { EN } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{CKO} \\ & \text { FPO2 } \\ & \text { EN } \end{aligned}$ | $\begin{gathered} \hline \text { CKO } \\ \text { FPO } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \hline \text { CKO } \\ \text { FPOO } \\ \text { EN } \end{gathered}$ |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-9 | Unused |  |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  | FPOF2EN |  | FPo_OFF2/FPo5 Enable <br> When this bit is high, output frame pulse FPo_OFF2/FPo5 is enabled. <br> When this bit is low, output frame pulse FPo_OFF2/FPo5 is in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  | FPOF1EN |  | FPo_OFF1 Enable <br> When this bit is high, output frame pulse FPo_OFF1 is enabled. <br> When this bit is low, output frame pulse FPo_OFF1 is in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  | FPOFOEN |  | FPo_OFFO Enable <br> When this bit is high, output frame pulse FPo_OFFO is enabled. <br> When this bit is low, output frame pulse FPo_OFFO is in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  | CKO5EN |  | CKo5 Enable <br> When this bit is high, output clock CKo5 is enabled. When this bit is low, output clock CKo5 is in high impedance state. CKo5 is available in Master mode or in Slave mode with SLV_DPLLEN set. |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | CKO4EN |  | CKo4 Enable <br> When this bit is high, output clock CKo4 is enabled. When this bit is low, output clock CKo4 is in high impedance state. CKo4 is available in Master mode or in Slave mode with SLV_DPLLEN set |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | CKOFPO3 EN |  | CKo3 and FPo3 Enable <br> When this bit is high, output clock CKo3 and output frame pulse FPo3 are enabled. When this bit is low, CKo3 and FPo3 are in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  | $\begin{gathered} \text { CKOFPO2 } \\ \text { EN } \end{gathered}$ |  | CKo2 and FPo2 Enable <br> When this bit is high, output clock CKo2 and output frame pulse FPo2 are enabled When this bit is low, CKo2 and FPo2 are in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |
| 1 | $\begin{gathered} \text { CKOFPO1 } \\ \text { EN } \end{gathered}$ |  |  | CKo1 and FPo1 Enable <br> When this bit is high, output clock CKo1 and output frame pulse FPo1 are enabled. When this bit is low, CKo1 and FPo1 are in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |
| 0 | $\begin{gathered} \text { CKOFPOO } \\ \text { EN } \end{gathered}$ |  |  | CKoO and FPoO Enable <br> When this bit is high, output clock CKoO and output frame pulse FPoO are enabled. When this bit is low, CKoO and FPoO are in high impedance state. |  |  |  |  |  |  |  |  |  |  |  |

Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits


Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

| External Read/Write Address: $0^{0004_{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {CKO4 }}$ | $\begin{aligned} & \text { CKO4 } \\ & \text { SEL } \end{aligned}$ | $\begin{aligned} & \hline \text { CKO } \\ & \text { FPO3 } \\ & \text { SEL1 } \end{aligned}$ | $\begin{aligned} & \hline \text { CKO } \\ & \text { FPOB } \\ & \text { SELO } \end{aligned}$ | CKO3  <br> 0 P | $\stackrel{\text { FPO3 }}{\mathrm{P}}$ | $\begin{aligned} & \text { FPOB } \\ & \text { Pos } \end{aligned}$ | $\underset{\mathrm{P}}{\mathrm{CKO2}}$ | $\stackrel{\text { FPO2 }}{ }$ | $\begin{aligned} & \text { FPO2 } \\ & \text { POS } \end{aligned}$ | $\underset{\mathrm{P}}{\mathrm{CKO}}$ | $\begin{gathered} \text { FPO1 } \end{gathered}$ | $\begin{aligned} & \text { FPO1 } \\ & \text { POS } \end{aligned}$ | $\underset{\mathrm{p}}{\mathrm{CKOO}}$ | $\underset{P}{\text { FPOO }}$ | $\stackrel{\text { FPOO }}{\text { POS }}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | FPO2POS |  | Output Frame Pulse (FPo2) Position <br> When this bit is low, FPo2 straddles frame boundary (as defined by ST-BUS). When this bit is high, FPo2 starts from frame boundary (as defined by GCI-Bus). |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 | CKO1P |  | Output Clock (CKo1) Polarity Selection <br> When this bit is low, the output clock CKo1 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo1 rising edge aligns with the frame boundary. |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | FPO1P |  | Output Frame Pulse (FPo1) Polarity Selection <br> When this bit is low, the output frame pulse FPo1 has the negative frame pulse format. When this bit is high, the output frame pulse FPo1 has the positive frame pulse format. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | FPO1POS |  | Output Frame Pulse (FPo1) Position <br> When this bit is low, FPo1 straddles frame boundary (as defined by ST-BUS). When this bit is high, FPo1 starts from frame boundary (as defined by GCI-Bus). |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | CKOOP |  | Output Clock (CKoO) Polarity Selection <br> When this bit is low, the output clock CKoO falling edge aligns with the frame boundary. When this bit is high, the output clock CKoO rising edge aligns with the frame boundary. |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | FPOOP |  | Output Frame Pulse (FPo0) Polarity Selection <br> When this bit is low, the output frame pulse FPoO has the negative frame pulse format. When this bit is high, the output frame pulse FPoO has the positive frame pulse format. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | FPOOPOS |  | Output Frame Pulse (FPo0) Position <br> When this bit is low, FPoO straddles frame boundary (as defined by ST-BUS). <br> When this bit is high, FPoO starts from frame boundary (as defined by GCI-Bus). |  |  |  |  |  |  |  |  |  |  |  |  |
| Note: In Divided Slave modes, CKo3-1 cannot exceed frequency of CKi. CKo[5:4] are available in Master mode or in Slave mode with SLV_DPLLEN set. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 22-Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

| External Read/Write Address: $0005_{\mathrm{H}}-{0007_{\mathrm{H}}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | $14 \quad 13$ |  | 12 | $11 \quad 10$ |  | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { FP19 } \\ \text { EN } \end{gathered}$ | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF7 } \end{aligned}$ | $\begin{gathered} \hline \text { FOF[n] } \\ \text { OFF6 } \end{gathered}$ | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF5 } \end{aligned}$ | FOF[n] OFF4 | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF3 } \end{aligned}$ | FOF[n] OFF2 | $\begin{aligned} & \hline \text { FOF[n] } \\ & \text { OFF1 } \end{aligned}$ | FOF[n] <br> OFFO | $\begin{aligned} & \hline \mathrm{FOF}[\mathrm{n}] \\ & \mathrm{C} 1 \end{aligned}$ | $\begin{aligned} & \text { FOF[n] } \\ & \text { C0 } \end{aligned}$ |
| Bit |  | Na |  |  | Description |  |  |  |  |  |  |  |  |  |  |
| 15-11 |  | Unu |  |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |
| 10 |  | FP1 |  |  | 19.44MHz Frame Pulse Output Enable. (For FPo_OFF2 only) <br> This bit is a reserved bit for FPo_OFF0 and FPo_OFF1, and MUST be set to zero. When this bit is high, FPo_OFF2 is negative frame pulse output corresponding to 19.44 MHz without channel offset. <br> When this bit is low, FPo_OFF2 is output frame pulse with channel offset. |  |  |  |  |  |  |  |  |  |  |
| 9-2 |  | OF[n] | FF7-0 |  | FPo_OFF[n] Channel Offset <br> The binary value of these bits refers to the channel offset from original frame boundary. Permitted channel offset values depend on bits 1-0 of this register. |  |  |  |  |  |  |  |  |  |  |
| 1-0 | FOF[n]C1-0 |  |  |  | FPo_OFF[n] Control bits. |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | $\underset{1-0}{\mathrm{FOF}[\mathrm{n}] \mathrm{C}}$ |  | Rate pps) | $\begin{array}{r} \text { FP } \\ \text { Pulse } \end{array}$ | OFF[ <br> Cycle W |  | FOF[n] Perm Chann | FF7-0 itted Offset | Polarity Control |  | sition ontrol |
|  |  |  |  |  | 00 |  | 048 | one 4.0 | 6 MHz | lock |  |  | FPOOP |  | OPOS |
|  |  |  |  |  | 01 |  | 096 | one 8.1 | 2 MHz | lock | 0 |  | FP01P |  | 1POS |
|  |  |  |  |  | 10 |  | 192 | one 16.3 | 84 MHz | clock |  |  | FPO2P |  | 2POS |
|  |  |  |  |  | 11 |  | 384 | one 16. | 84 MHz | clock |  |  | FPO2P |  | 2POS |
| Note: [ n ] denotes output offset frame pulse from 0 to 2 . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 23 - FPo_OFF[n] Register (FPo_OFF[n]) Bits

| External Read Address: $0010_{\mathrm{H}}$ <br> Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OUT ERR | $\stackrel{\text { IN }}{\text { ERR }}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-2 | Unused |  | Reserved <br> In normal functional mode, these bits are zero. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | OUTERR |  |  | Output Error (Read Only) <br> This bit is set high when the total number of output channels is programmed to be more than the maximum capacity of 2048, in which case the output channels beyond the maximum capacity should be disabled. <br> This bit will be cleared automatically after programming is corrected. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | INERR |  |  | Input Error (Read Only) <br> This bit is set high when the total number of input channels is programmed to be more than the maximum capacity of 2048, in which case the input channels beyond the maximum capacity should be disabled. This bit will be cleared automatically after programming is corrected. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 24 - Internal Flag Register (IFR) Bits - Read Only

| External Read Address: 00011 ${ }_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BER | $\begin{gathered} \hline \text { BER } \\ \text { F14 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F13 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F12 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { F11 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F10 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F9 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { F8 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F7 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F6 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F5 } \end{gathered}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{F4} \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F3 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F2 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { F1 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { FO } \end{gathered}$ |
| Bit | Nam |  |  |  |  |  |  |  | escr | tion |  |  |  |  |  |
| 15-0 | BER |  | BER <br> If BE <br> zero. <br> If BE | Error <br> [n] <br> F[n] | lag[n high low, | it ind <br> indi | ates <br> tes th |  | Re <br> Rec | iver <br> ver | ror or | gist <br> iste | $\begin{aligned} & {[\mathrm{n}]} \\ & \mathrm{n}] \\ & \hline \mathrm{B} \end{aligned}$ | $\mathrm{ER}[\mathrm{r}$ | is <br> is $z$ |
| Note: [ n ] denotes input stream from 0-15. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 25 - BER Error Flag Register 0 (BERFRO) Bits - Read Only

| External Read/Write Address: 00012 ${ }_{H}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BER F31 | BER F30 | $\begin{aligned} & \hline \text { BER } \\ & \text { F29 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F28 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F27 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F26 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F25 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F24 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F23 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F22 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F21 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F20 } \end{aligned}$ | $\begin{gathered} \hline \text { BER } \\ \text { F19 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { F18 } \end{gathered}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { F17 } \end{aligned}$ | $\begin{gathered} \mathrm{BER} \\ \text { F16 } \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | BERF[ n ] |  | BER Error Flag[n] <br> If BERF[ n ] is high, it indicates that BER Receiver Error Register [ n ] (BRER[n]) is not zero. <br> If $B E R F[n]$ is low, it indicates that BER Receiver Error Register [ $n$ ] (BRER[n]) is zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note: [n] denotes input stream from 16-31. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 26 - BER Error Flag Register 1 (BERFR1) Bits - Read Only

| External Read Address: 00013 ${ }_{H}$ Reset Value: $0000_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\stackrel{\text { BER }}{\text { L15 }}$ | $\stackrel{\text { BER }}{\text { L14 }}$ | $\begin{gathered} \text { BER } \\ \text { L13 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L12 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L11 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L10 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline 9 \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline \text { L8 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline \text { L7 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L6 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline \text { L5 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline 4 \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline \text { L3 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L2 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \hline 11 \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { LO } \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | BERL[ n ] |  | BER Receiver Lock[n] <br> If $B E R L[n]$ is high, it indicates that BER Receiver of STi[ $n]$ is locked. If BERL[n] is low, it indicates that BER Receiver of STi[n] is not locked. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note: [ n ] denotes input stream from 0-15. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 27 - BER Receiver Lock Register 0 (BERLRO) Bits - Read Only

| External Read Address: $00014_{\mathrm{H}}$ <br> Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BER L31 | BER L30 | BER L29 | $\begin{aligned} & \hline \text { BER } \\ & \text { L28 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { L27 } \end{aligned}$ | $\begin{gathered} \hline \text { BER } \\ \text { L26 } \end{gathered}$ | $\begin{gathered} \text { BER } \\ \text { L25 } \end{gathered}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { L24 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { L23 } \end{aligned}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { L22 } \end{aligned}$ | $\begin{gathered} \hline \text { BER } \\ \text { L21 } \end{gathered}$ | $\begin{aligned} & \hline \text { BER } \\ & \text { L20 } \end{aligned}$ | $\begin{gathered} \mathrm{BER} \\ \mathrm{~L} 19 \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L18 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L17 } \end{gathered}$ | $\begin{gathered} \hline \text { BER } \\ \text { L16 } \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | BERL[n] |  | BER Receiver Lock[n] <br> If BERL[n] is high, it indicates that BER Receiver of STi[n] is locked. <br> If BERL[ $n$ ] is low, it indicates that BER Receiver of STi[ $n$ ] is not locked. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only

| External Read/Write Address: $0040_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 |  | 13 | 12 |  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 |  | 0 | 0 |  | 0 | 0 | 0 | 0 | $\stackrel{\text { LiN }}{\text { RES }}$ | $\stackrel{\text { SM }}{\text { FST }}$ | 0 | SWF | SWE | MRLE | RFRE | $\xrightarrow{\text { DPLL }}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-8 | Unused |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | LIN_RES |  | Linear Response of DPLL Phase Multiplier. When this bit is high, linear phase multiplication will be used to determine the jitter transfer characteristics. (Follow the jitter transfer as per BWCR register for small and large jitter amplitude). <br> When this bit is low, non-linear phase multiplication will be used to determine the jitter transfer characteristics. (Only high jitter amplitudes follow the jitter transfer as per BWCR register). <br> When 0, DPLL has better holdover stability and output jitter. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | SM_FST |  | Semi-Fast Locking Control Bit. When this bit is high, the semi-fast locking mode is enabled, allowing the Fast Frequency Lock (FFL3-0) bits in the BWCR register to be used even if the DPLL slew rate limiter is not bypassed. <br> When this bit is low, the FFL3-0 bits in the BWCR register are ignored if the Bypass Limiter bit (BLM) in the BWCR register is not set. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  | Unused | Reserved. In normal functional mode, this bit MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 29 - DPLL Control Register (DPLLCR) Bits


Table 29 - DPLL Control Register (DPLLCR) Bits (continued)

| External Read/Write Address: 0041 ${ }_{\text {H }}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 |  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 |  | - 0 | 0 | R3F2 | R3F1 | R3F0 | R2F2 | R2F1 | R2F0 | R1F2 | R1F1 | R1F0 | R0F2 | R0F1 | ROFO |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-12 | Unused |  | Reserved <br> In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 11-9 | R3F2-0 |  | Reference 3 Frequency Bits <br> When the RFRE bit of the DPLLCR register is high, these bits are used to select the REF3 input frequency. When the RFRE bit is low, these bits are ignored. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | R3F2 | R3F1 | R3F0 |  | REF 3 Input Frequency |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  |  | 8 kHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  |  | 1.544 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  |  | 2.048 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  |  | 4.096 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  |  | 8.192 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  |  | 16.384 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  |  | 19.44 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  |  | Reserved |  |  |  |  |  |
| 8-6 | R2F2-0 |  | Reference 2 Frequency Bits <br> When the RFRE bit of the DPLLCR register is high, these bits are used to select the REF2 input frequency. When the RFRE bit is low, these bits are ignored. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | R2F2 | R2F1 |  |  | REF 2 Input Frequency |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  |  | 8 kHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  |  | 1.544 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  |  | 2.048 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 0 | 1 |  |  | 4.096 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  |  | 8.192 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  |  | 16.384 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  |  | 19.44 MHz |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 1 |  |  | Reserved |  |  |  |  |  |

Table 30 - Reference Frequency Register (RFR) Bits


Table 30 - Reference Frequency Register (RFR) Bits (continued)

| External Read/Write Address: $0042_{H}$ Reset Value: 16B1 ${ }_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ${ }_{15}^{\text {CFN }}$ | ${ }_{14}$ | ${ }_{\text {CFN }}$ | ${ }_{12}^{\text {CFN }}$ | ${ }_{11}^{\text {CFN }}$ | ${ }_{\text {CFN }}$ | ${ }_{9}^{\text {CFN }}$ | ${ }_{8}^{\text {CFN }}$ | ${ }_{7}^{\text {CFN }}$ | ${ }_{6}^{\text {CFN }}$ | CFN 5 | CFN | ${ }_{3}^{\text {CFN }}$ | CFN | CFN | ${ }_{0}^{\text {CFN }}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | CFN15-0 |  | Center Frequency Number (CFN) Lower 16 Bits: The total binary value of these bits and the CFRU register bits defines the output center frequency number according to the following formula: $\text { fout }=\frac{\text { CFN }}{2^{26}} \times \text { fmClK }$ <br> where, $\mathrm{f}_{\text {OUT }}$ is desired output center frequency, while $\mathrm{f}_{\text {MCLK }}$ is frequency of DPLL master clock. For given master clock frequency of 100 MHz , and desired output center frequency of 65.536 MHz , the CFN has the value of: $\mathrm{CFN}=2^{26} \times \frac{65.536 \mathrm{MHz}}{100 \mathrm{MHz}}=2^{26} \times 0.65536=43980465=29 \mathrm{~F} 16 \mathrm{~B} 1 \mathrm{H}$ <br> The register contents should be changed only if compensation for input oscillator (or crystal) frequency offset is required. <br> e.g. if master clock frequency is off by $+20 \mathrm{ppm}(100.002 \mathrm{MHz}->5$ times multiplied c20i of 20.0004 MHz ), the CFN should be programmed to be: $\mathrm{CFN}=2^{26} \times \frac{65.536 \mathrm{MHz}}{100.002 \mathrm{MHz}}=2^{26} \times 0.65534689=43979585=29 \mathrm{~F} 1341_{\mathrm{H}}$ <br> The default value of this register SHOULD NOT be changed in any other circumstances |  |  |  |  |  |  |  |  |  |  |  |  |
| Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| External Read/Write Address: $0043_{\mathrm{H}}$ Reset Value: $029 \mathrm{~F}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { CFN } \\ 25 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 24 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 23 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 22 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 21 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 20 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 19 \end{gathered}$ | $\begin{gathered} \hline \text { CFN } \\ 18 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 17 \end{gathered}$ | $\begin{gathered} \text { CFN } \\ 16 \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-10 | Unused |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 9-0 | CFN25-16 |  | Center Frequency Number (CFN) Upper 10 Bits <br> The total binary value of these bits and the CFRL register bits represents the center frequency number (CFN) explained under CFRL register bits explanation. <br> The default value of this register should be changed only if compensation for input oscillator (or crystal) frequency offset is required, and SHOULD NOT be changed in any other circumstances. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU)

External Read/Write Address: $0044_{\mathrm{H}}$
Reset Value: $0000_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{gathered} \text { SDF } \\ 14 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 13 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 12 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 11 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 10 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 9 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 8 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 7 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 6 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 5 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 4 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 3 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SDF } \\ 0 \end{gathered}$ |


| Bit | Name | Description |
| :---: | :---: | :--- |
| 15 | Unused | Reserved. In normal functional mode, this bit MUST be set to zero. |
| $14-0$ | SDF14-0 | Software Delta Frequency Bits: When the SWE bit in the DPLLCR register is high <br> and the DPLL is in freerun mode (the FDM1-0 bits of the RCCR register are ='11'), the <br> binary value of these bits represents the targeted deviation of the DPLL output from its <br> center frequency (delta frequency). Depending on the SWF bit in the DPLLCR register, <br> the deviation will be met immediately or after programmed filter response and phase <br> alignment speed (phase slope) time. When the SWE bit in the DPLLCR register is low <br> or the DPLL is not in freerun mode, these bits are ignored. <br> Defined in same units as CFN in the 2's complement format. |
| Note: Note: examples of programming: <br> if +10 <br> if -10 ppm is desired output frequency, the SDF14-0 should be: CFN $\times 0.00001=440=01 \mathrm{~B} 8_{\mathrm{H}}$ |  |  |

Table 33 - Software Delta Frequency Register (SWDFR) Bits

| External Read Only Address: $0045_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | $\begin{aligned} & \text { FOF } \\ & \hline 14 \end{aligned}$ | $\begin{gathered} \hline \text { FOF } \\ 13 \end{gathered}$ | $\begin{gathered} \hline \text { FOF } \\ 12 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { FOF } \\ 10 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 9 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 8 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 7 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 6 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{FOF} \\ 4 \end{gathered}$ | $\begin{gathered} \mathrm{FOF} \\ 3 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 2 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 1 \end{gathered}$ | $\begin{gathered} \text { FOF } \\ 0 \end{gathered}$ |
| Bit |  | me |  |  |  |  |  |  | scri |  |  |  |  |  |  |
| 15 |  | sed | Res | ved. | nor | l fun | onal | ode, | is bit | zero |  |  |  |  |  |
| 14-0 |  | -0 | Fre of th com In th filte | DPL <br> eme <br> soft <br> and $p$ |  | Bits: <br> fom <br> mod nmen | he bin cent <br> hese speed | y val <br> freq <br> ts do pha | of ncy. <br> ot re slop | se b fine <br> sen imit |  | ents unit <br> y of used |  | the | ation 2's <br> ernal |
| Note: Note 1: Output frequency offset, relative to master clock, will be represented as the following: <br> $+10 \mathrm{ppm}:$ CFN $\times 0.00001=440=01 \mathrm{~B}_{\mathrm{H}}$ <br> $-10 \mathrm{ppm}:$ CFN $\times(-0.00001)=-440=7 E 48_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Table 34 - Frequency Offset Register (FOR) Bits - Read Only

| External Read/Write Address: $0046_{\mathrm{H}}$ Reset Value: $0370_{\mathrm{H}}$ (see Note) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | FLR 13 | ${ }_{12}{ }_{12}$ | FLR 11 | ${ }_{10}^{\text {FLR }}$ | ${ }_{9}^{\text {FLR }}$ | $\stackrel{\text { FLR }}{8}$ | FLR 7 | $\underset{6}{\text { FLR }}$ | FLR 5 | ${ }_{4}^{\text {FLR }}$ | $\stackrel{\text { FLR }}{3}$ | $\underset{2}{\text { FLR }}$ | $\stackrel{\text { FLR }}{1}$ | ${ }_{\text {FLR }}^{0}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-14 | Unused |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 13-0 | FLR13-0 |  | Frequency Lock Range Bits: If not in the limiter bypass mode, the binary value of these bits defines the maximum allowed deviation of the DPLL output from its center frequency. If the DPLL limiter bypass is set in the Bandwidth Control Register, the DPLL output frequency can exceed the value specified by these bits, since the proportional value of ref-erence-to-feedback difference is predominant to the integration value in that case. Defined in same units as CFN (unsigned). |  |  |  |  |  |  |  |  |  |  |  |  |
| Note: The default value is $\pm 20 \mathrm{ppm}$ ('h0370/CFN $=20 \mathrm{ppm}$ ). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Table 35 - Frequency Locking Range Register (FLRR) Bits

| External Read/Write Address: $0047_{\mathrm{H}}$ Reset Value: $000 \mathrm{~F}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LDT 15 | LDT 14 | LDT 13 | $\begin{gathered} \hline \text { LDT } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { LDT } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { LDT } \\ 10 \end{gathered}$ | LDT 9 | LDT 8 | $\begin{gathered} \hline \text { LDT } \\ 7 \end{gathered}$ | LDT 6 | LDT 5 | $\begin{gathered} \hline \text { LDT } \\ 4 \end{gathered}$ | ${ }_{3}^{\text {LDT }}$ | LDT 2 | LDT 1 | LDT 0 |
| Bit |  | me |  |  |  |  |  |  | scr |  |  |  |  |  |  |
| 15-0 |  | 15-0 | Loc <br> The pha When defi Whe the | Dete <br> inary <br> dete <br> the <br> d by <br> the <br> IR re | Thr <br> value <br> or ou <br> ue of <br> e LD <br> ue of <br> ister | hold <br> f the ut fo he ab regi he ab vided | ts <br> bits <br> ck <br> lute <br> , th <br> lute <br> 25 | fine ectio hase DPLL ase the D | the <br> less cks. grea LL d | lis <br> an o <br> than <br> not | of qual DT for ck. | ab <br> LDT <br> dura | ute <br> du <br> of | ase <br> on o <br> e de |  |
| Note: LDT should be calculated as per the maximum expected amplitude of jitter on the active input reference using the following formula:$\text { LDT }=\frac{\text { MAX_EXP JITTER (ns) }}{15.2(\mathrm{~ns})} \times 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Example: If maximum expected jitter amplitude on 2.048 MHz reference is 10 UI (i.e., $10 \times 488 . \mathrm{ns}=4882 \mathrm{~ns}$ ) (assuming the jitter frequency where DPLL attenuation is big), the LDT should be programmed to be (4882/15.2) $x 2=642=0282_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 36 - Lock Detector Threshold Register (LDTR) Bits

External Read/Write Address: $0048_{\mathrm{H}}$
Reset Value: $2 \mathrm{C} 00_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LDI } \\ 15 \end{gathered}$ | LDI 14 | LDI 13 | LDI 12 | $\begin{gathered} \text { LDI } \\ 11 \end{gathered}$ | LDI 10 | LDI 9 | $\begin{gathered} \text { LDI } \\ 8 \end{gathered}$ | LDI 7 | LDI 6 | $\begin{gathered} \text { LDI } \\ 5 \end{gathered}$ | LDI 4 | LDI 3 | LDI 2 | LDI 1 | LDI 0 |


| Bit | Name | Description |
| :---: | :---: | :--- |
| $15-0$ | LDI15-0 | Lock Detector Interval Bits <br> The binary value of these bits defines the time interval that the output phase detector <br> must be below the lock detect threshold to declare lock. Unsigned representation of the <br> LDI bits is defined in 4 ms intervals. |

Table 37 - Lock Detector Interval Register (LDIR) Bits

| External Read/Write Address: 0049 ${ }_{\mathrm{H}}$ Reset Value: 099F ${ }_{\text {H }}$ (see Note) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | $\begin{gathered} \hline \text { SRL } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 9 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 8 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 7 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 6 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 4 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 3 \end{gathered}$ | $\begin{gathered} \hline \text { SRL } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \mathrm{SRL} \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{SRL} \\ 0 \end{gathered}$ |
| Bit |  |  |  |  |  |  |  |  | crip |  |  |  |  |  |  |
| 15-13 |  | sed | Res | ved. | nor | fun | onal | ode, | ese | MU | be | to |  |  |  |
| 12-0 |  | 2-0 | Slew <br> pha <br> refe | Rate cha nce | mit <br> e (p <br> d ou | s: T <br> se sl t fee | bina e), ack | valu ere t ck. | of th pha fined | bits repr sam | efin ents units | the ffere CF |  | rate een ed). | DPLL input |
| Note: The default value is $\pm 56 \mathrm{ppm}$ ('h099F/CFN $=56 \mathrm{ppm}$ ). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 38 - Slew Rate Limit Register (SRLR) Bits


Table 39 - Bandwidth Control Register (BWCR) Bits


Table 39 - Bandwidth Control Register (BWCR) Bits (continued)


Table 40 - Reference Change Control Register (RCCR) Bits


Table 40 - Reference Change Control Register (RCCR) Bits (continued)


Table 41 - Reference Change Status Register (RCSR) Bits - Read Only


Table 41 - Reference Change Status Register (RCSR) Bits - Read Only (continued)

| External Read/Write Address: $004 \mathrm{E}_{\mathrm{H}}$ Reset Value: A346 (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MNU 15 | $\begin{gathered} \hline \text { MNU } \\ 14 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 13 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 10 \end{gathered}$ | $\begin{gathered} \text { MNU } \\ 9 \end{gathered}$ | $\begin{gathered} \mathrm{MNU} \\ 8 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 7 \end{gathered}$ | $\begin{gathered} \text { MNU } \\ 6 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{MNU} \\ 4 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 3 \end{gathered}$ | $\begin{gathered} \hline \text { MNU } \\ 2 \end{gathered}$ | MNU 1 | $\begin{gathered} \hline \text { MNU } \\ 0 \end{gathered}$ |
| Bit |  | ame |  |  |  |  |  |  | escrip | ion |  |  |  |  |  |
| 15-0 | MN | 15-0 |  | tiple- <br> NULR <br> rence <br> ods. | eriod regis iput, | Near <br> bits minus | pper lefine . The | imit the $n$ unit of | Bits: upp the bi | tal b limit ary | ary or the e is | multip easu | thes <br> peri <br> d in | bits cou 0 MH | d the f any clock |
| Note 1: The default value represents near upper limit for all reference frequencies, which is +9.913 ppm (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | The name 'upper' is based on frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL)

| External Read/Write Address: 004F ${ }_{H}$ Reset Value: $3 \mathrm{BHA}_{H}$ (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 |  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\underset{31}{\text { MNU }}$ | MNU 30 |  | MNU 29 | ${ }_{28}$ | ${ }_{27}{ }^{\text {MNU }}$ | $\stackrel{\text { MNU }}{26}$ | ${ }_{25}$ | MNU | ${ }_{23}$ | MNU 22 | MNU 21 | ${ }_{20}{ }_{2}$ | MNU 19 | MNU 18 | MNU 17 | MNU 16 |
| Bit |  |  | Name |  |  |  |  |  |  | Desc | tion |  |  |  |  |  |
| 15-0 |  | MN | U31- |  | Multip <br> MPNU <br> any re <br> clock p | -Peri RL re rence riods. |  | $\begin{aligned} & \text { Up } \\ & \text { s de } \end{aligned}$ inu: | $\begin{aligned} & \text { r Lin } \\ & \text { es th } \end{aligned}$ | Bit | Tota e b | nary <br> ry v |  | $\begin{aligned} & \text { the } \\ & \text { ple } \\ & \text { asur } \end{aligned}$ | bits <br> in | d the unt of MHz |
| Note 1 | The default value represents near upper limit for all reference frequencies, which is +9.913 ppm (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | The name 'upper' is based on frequency |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU)

| External Read/Write Address: $\mathbf{0 0 5 0}_{\mathrm{H}}$ Reset Value: 9DE8 $_{\mathrm{H}}$ (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MFU 15 | $\begin{gathered} \hline \text { MFU } \\ 14 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 13 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 10 \end{gathered}$ | $\begin{gathered} \text { MFU } \\ 9 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 8 \end{gathered}$ | $\underset{7}{\mathrm{MFU}}$ | $\begin{gathered} \hline \text { MFU } \\ 6 \end{gathered}$ | $\begin{gathered} \mathrm{MFU} \\ 5 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 4 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 3 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 2 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 0 \end{gathered}$ |
| Bit |  | ame |  |  |  |  |  |  | escri | ion |  |  |  |  |  |
| 15-0 |  | 15-0 |  | tiple <br> FULR <br> rence ods. | eriod regis nput, |  | per define . The | imit the f unit of | ts: upp the b | al bi limit ary va | the the is | ultip <br> easu |  | bits coun 0 MH | d the of any clock |
| Note 1: The default value represents far upper limit for all reference frequencies, which is +11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | The name 'upper' is based on frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL)

| External Read/Write Address: 0051H Reset Value: $3^{B 9} 9 A_{H}$ (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MFU 31 | MFU 30 | MFU 29 | $\begin{gathered} \text { MFU } \\ 28 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 27 \end{gathered}$ | $\begin{gathered} \text { MFU } \\ 26 \end{gathered}$ | $\begin{gathered} \text { MFU } \\ 25 \end{gathered}$ | $\begin{gathered} \text { MFU } \\ 24 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 23 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 22 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 21 \end{gathered}$ | $\begin{gathered} \text { MFU } \\ 20 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 19 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 18 \end{gathered}$ | $\begin{gathered} \hline \text { MFU } \\ 17 \end{gathered}$ | $\begin{gathered} \hline \mathrm{MFU} \\ 16 \end{gathered}$ |
| Bit | Name |  |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | MFU31-16 |  |  | Multiple-Period Far Upper Limit Bits: Total binary value of these bits and the MPFULRL register bits defines the far upper limit for the multiple period count of any reference input, minus 1 . The unit of the binary value is measured in 100 MHz clock periods. |  |  |  |  |  |  |  |  |  |  |  |
| Note 1: <br> Note 2: | The default value represents far upper limit for all reference frequencies, which is +11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU)

| External Read/Write Address: $0052_{\mathrm{H}}$ Reset Value:F0B8 ${ }_{H}$ (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{gathered} \hline \text { MNL } \\ 15 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 14 \end{gathered}$ | $\begin{gathered} \hline \mathrm{MNL} \\ 13 \end{gathered}$ | $\begin{gathered} \text { MNL } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 10 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 9 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 8 \end{gathered}$ | $\begin{gathered} \mathrm{MNL} \\ 7 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 6 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 5 \end{gathered}$ | $\begin{gathered} \hline \mathrm{MNL} \\ 4 \end{gathered}$ | $\begin{gathered} \hline \text { MNL } \\ 3 \end{gathered}$ | MNL 2 | $\begin{gathered} \hline \mathrm{MNL} \\ 1 \end{gathered}$ | $\begin{gathered} \text { MNL } \\ 0 \end{gathered}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 |  | 15-0 | Multiple-Period Near Lower Limit Bits: Total binary value of these bits and the MPNLLRU register bits defines the near lower limit for the multiple period count of any reference input, minus 1. The unit of the binary value is measured in 100 MHz clock periods. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 1: The default value represents near lower limit for all reference frequencies, which is -9.913 ppm (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | The name 'lower' is based on frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)


Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)

| External Read/Write Address: $0054_{\mathrm{H}}$ Reset Value: $\mathrm{F}^{616}{ }_{\mathrm{H}}$ (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MFL 15 | $\begin{gathered} \hline \text { MFL } \\ 14 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 13 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 12 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 10 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 9 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 8 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 7 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 6 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 5 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 4 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{MFL} \\ 2 \end{gathered}$ | $\underset{1}{\text { MFL }}$ | MFL 0 |
| Bit |  | me |  |  |  |  |  |  | Descr | tion |  |  |  |  |  |
| 15-0 |  | 15-0 |  | tiple FLLR rence ods. | eriod <br> regi nput | Far bits minus | ower define <br> 1. Th | Limit <br> the unit | Bits: <br> r low the | otal <br> limi <br> nary | nary or th lue is | lue <br> multi meas | the <br> pe <br> ed |  |  |
| Note 1: The default value represents far lower limit for all reference frequencies, which is $\mathbf{- 1 1 . 2 8 7} \mathrm{ppm}$ (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | The n | ne 'low | $r$ ' is | sed on | equen |  |  |  |  |  |  |  |  |  |  |

Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL)

| External Read/Write Address: $0055_{\mathrm{H}}$ Reset Value: 3B9A ${ }_{H}$ (Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{gathered} \hline \text { MFL } \\ 31 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 30 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 29 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 28 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 27 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 26 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 25 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 24 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 23 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 22 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 21 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 20 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 19 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 18 \end{gathered}$ | $\begin{gathered} \hline \text { MFL } \\ 17 \end{gathered}$ | $\begin{gathered} \hline \mathrm{MFL} \\ 16 \end{gathered}$ |
| Bit |  | ame |  |  |  |  |  |  | Desc | ption |  |  |  |  |  |
| 15-0 |  | 31-1 |  | Multipl MPFLL referen periods | Peri <br> L reg <br> inpu | Fa ter b min | Lowe <br> defin <br> 1. T | Limi <br> s the unit | Bits <br> ar low f the | Total <br> lim <br> nary | nary or th alue | alue multi mea | the per ed i |  | nd |
| Note 1: The default value represents far lower limit for all reference frequencies, which is -11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | The n | e 'low | $r^{\prime}$ is b | based on | quen |  |  |  |  |  |  |  |  |  |  |

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)

| External Read/Write Addresses: $0056_{\mathrm{H}},{005 A_{H}, 005 \mathrm{E}_{\mathrm{H}}, 0062_{\mathrm{H}}}$ Reset Value: $387 \mathrm{~F}_{\mathrm{H}}$ (see Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\mathrm{MC}[\mathrm{n}]$ $15$ | $\left.{ }_{\text {MC[ }}^{14} \mathrm{n}\right]$ | $M C[n]$ 13 | $\left.{ }_{\text {MC }}^{12} \mathrm{n}\right]$ | $\underset{11}{\mathrm{MC}[\mathrm{n}]}$ | $M C[n]$ 10 | $\mathrm{MC}_{9}^{\mathrm{MC}]}$ | $\mathrm{MC}[\mathrm{n}]$ 8 | $\left.\mathrm{MC}_{7} \mathrm{~m}\right]$ | $\underset{6}{\mathrm{MC}[\mathrm{n}]}$ | MC[n] 5 | $\underset{4}{\text { MC[n] }}$ | $\mathrm{MC}[\mathrm{n}]$ 3 | ${ }_{2}^{M C[n]}$ | $\underset{1}{\mathrm{MC}[\mathrm{n}]}$ | $\left.{ }_{\text {MC[ }}^{0} \mathrm{n}\right]$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 | $\begin{gathered} M C[n] 15-0 \\ (n=0-3) \end{gathered}$ |  | Reference $n$ Multi-period Count Bits: Total binary value of these bits and the RnMPCRU register bits defines the number of reference clock periods to be measured for the multi-period frequency check for the REFn input monitoring, minus 1. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 1: | The default value represents lower bits of multi-period count for 8 kHz input frequency, calculated to have 10 seconds observation time. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | When the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected or programmed through the Reference Frequency Register), the following values are used instead: <br> ' h 387 F - if reference frequency is 8 kHz <br> ' h 987 F - if reference frequency is 1.544 MHz <br> 'h7FFF - if reference frequency is 2.048 MHz <br> 'hFFFF - if reference frequency is $4.096 \mathrm{MHz}, 8.192 \mathrm{MHz}$ or 16.384 MHz <br> 'h4EFF - if reference frequency is 19.44 MHz |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, ( $\mathrm{n}=0$ - $\mathbf{3}$ )

| External Read/Write Addresses: $0057_{\mathrm{H}}, 005 \mathrm{~B}_{\mathrm{H}}, 005 \mathrm{~F}_{\mathrm{H}}, 0063_{\mathrm{H}}$ Reset Value: $0001_{\mathrm{H}}$ (see Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ( MC[n] | $\underset{30}{\text { MC[n] }}$ |  | ${ }_{\text {MC[n] }}$ | ${ }_{\text {MC[n] }}$ | ${ }_{26} \mathrm{MC[n]}$ | $\underset{25}{\mathrm{MC}[\mathrm{n}]}$ | $\underset{24}{\text { MC[n] }}$ |  | ${ }_{22}^{\text {MC[n] }}$ | $\underset{\substack{\text { MC[n] } \\ 21}}{ }$ | ${ }_{20}{ }_{2}$ |  | ${ }_{18}^{\text {M }} 18$ | ${ }_{17}^{\text {MC[n] }}$ | $\underset{\substack{\text { MC[n] } \\ 16}}{ }$ |
| Bit |  | Name |  |  |  |  |  |  | escrip | tion |  |  |  |  |  |
| 15-0 |  | $\begin{aligned} & n] 31-16 \\ & =0-3) \end{aligned}$ |  | ferenc MPCR the mu | $\begin{aligned} & \text { n M } \\ & \text { regis } \\ & \text { Iti-peri } \end{aligned}$ | ulti-pe <br> bits d freq | iod C <br> define <br> ency | ount the n heck | $\begin{aligned} & 3 \text { its: } \\ & \text { mber } \\ & \text { or the } \end{aligned}$ | tal b $f$ refer EFn i | $\begin{aligned} & \text { lary ve } \\ & \text { nce cl } \\ & \text { put mo } \end{aligned}$ | ue of ck pe itoring | these ods to minu | bits be me 1. | d the sured |
| Note 1: | When the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected or programmed through the Reference Frequency Register), the following values are used instead: <br> 'h0001 - if reference frequency is 8 kHz <br> 'h00EB - if reference frequency is 1.544 MHz <br> 'h0138 - if reference frequency is 2.048 MHz <br> 'h0270 - if reference frequency is 4.096 MHz <br> 'h04E1 - if reference frequency is 8.192 MHz <br> 'h09C3 - if reference frequency is 16.384 MHz <br> 'hOB96 - if reference frequency is 19.44 MHz |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, ( $\mathrm{n}=0-3$ )

| External Read/Write Addresses: $0058_{\mathrm{H}}, 005 \mathrm{C}_{\mathrm{H}}, 0060_{\mathrm{H}}, 0064_{\mathrm{H}}$ Reset Value: 2E4A (see Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UL[ n$]$ 15 | $\underset{14}{\text { UL[n] }}$ | UL[ n$]$ 13 | UL[n] 12 | UL[n] 11 | UL[ n$]$ 10 | UL[n] 9 | $\mathrm{UL}[\mathrm{n}]$ 8 | UL[ 7 | $\underset{6}{\mathrm{U}[\mathrm{n}]}$ | UL[ $[\mathrm{n}]$ 5 | $\underset{4}{\text { UL[n] }}$ | $\left.\mathrm{UL}_{3} \mathrm{ln}\right]$ | $\underset{2}{\text { UL[n] }}$ | $\underset{1}{\text { UL }}$ [ $]$ | $\underset{0}{\text { UL[n] }}$ |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-0 |  | $\begin{aligned} & 115- \\ & 0 \\ & 0-3) \end{aligned}$ | Reference $\mathbf{n}$ Single Period Upper Limit Bits: The binary value of these bits defines the upper limit for the period of the REFn input, minus 1. The unit of the binary value is measured in 100 MHz clock periods. |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 1: The default value represents limit for 8 kHz input frequency, which is $+6.4 \mu \mathrm{~s}\left(+10 \mathrm{U} \mathrm{I}_{\mathrm{p}-\mathrm{p}}\right.$ of 1.544 MHz ). <br> Note 2: When the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected or programmed through the Reference Frequency Register), the following values are used instead: <br> 'h2E4A (10Ulp-p of 1.544 MHz i.e. $6.4 \mu \mathrm{~s}$ ) - if reference frequency is 8 kHz <br> 'h002B ( $0.3 \mathrm{Ulp-p}$ ) - if reference frequency is 1.544 MHz <br> 'h0025 (0.2UIp-p) - if reference frequency is 2.048 MHz <br> 'h0011 (0.2UIp-p) - if reference frequency is 4.096 MHz <br> 'h0007 (0.2UIp-p) - if reference frequency is 8.192 MHz <br> 'h0002 (0.2UIp-p) - if reference frequency is 16.384 MHz <br> 'h0002 (0.2UIp-p) - if reference frequency is 19.44 MHz |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 3: | The na | e 'upp | ${ }^{\prime}$ ' is ba | d on fr | quenc |  |  |  |  |  |  |  |  |  |  |

Table 52 - Upper Limit Register (RnULR) Bits, ( $\mathrm{n}=0-3$ )

|  Reset Value: $335 \mathrm{C}_{\mathrm{H}}$ (see Note 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LL[n] 15 | LL[n] 14 | ${ }_{13}^{\mathrm{LL}[\mathrm{n}]}$ | LL[n] 12 | LL[n] 11 | $\begin{gathered} \hline \mathrm{LL}[n] \\ 10 \end{gathered}$ | $\begin{gathered} \hline \mathrm{LL}[n] \\ 9 \end{gathered}$ | $\underset{8}{\mathrm{LL}[\mathrm{n}]}$ | $\begin{gathered} \mathrm{LL[n]} \\ 7 \end{gathered}$ | $\underset{6}{\mathrm{LL}[\mathrm{n}]}$ | ${ }_{5}^{\text {LL[n] }}$ | $\underset{4}{\mathrm{LL}[\mathrm{n}]}$ | ${ }_{3}^{\mathrm{LL}[\mathrm{n}]}$ | $\underset{2}{\text { LL[n] }}$ | $\underset{1}{\text { LL[n] }}$ | $\underset{0}{\text { LL[n] }}$ |
| Bit |  | me |  |  |  |  |  |  | escri | ion |  |  |  |  |  |
| 15-0 |  | $\begin{aligned} & 15-0 \\ & 0 \text { to } 3 \text { ) } \end{aligned}$ | Ref <br> low <br> mea | rence <br> limit ured | Sing $100$ | Per perio Hz cl | Lo of th ck pe | er Li REFn ds. | it Bits input, | The minus | nary <br> 1. Th |  | hese the | ts de nary | nes the value is |
| Note 1: The default value represents limit for 8 kHz input frequency, which is $-6.4 \mu \mathrm{~s}\left(-10 \mathrm{UI} \mathrm{p}_{\mathrm{p}}\right.$ of 1.544 MHz ). <br> Note 2: When the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected or programmed through the Reference Frequency Register), the following values are used instead: <br> 'h335C (10Ulp-p of 1.544 MHz i.e. $6.4 \mu \mathrm{~s}$ ) - if reference frequency is 8 kHz <br> 'h0055 (0.3UIp-p) - if reference frequency is 1.544 MHz <br> 'h003B ( $0.2 \mathrm{Ulp-p}$ ) - if reference frequency is 2.048 MHz <br> 'h001E (0.2Ulp-p) - if reference frequency is 4.096 MHz <br> 'h000F ( $0.2 \mathrm{Ulp}-\mathrm{p}$ ) - if reference frequency is 8.192 MHz <br> 'h0008 (0.2Ulp-p) - if reference frequency is 16.384 MHz <br> 'h0007 (0.2UIp-p) - if reference frequency is 19.44 MHz |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 3: | The name 'lower' is based on frequency. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 53 - Lower Limit Register (RnLLR) Bits, ( $\mathrm{n}=0-3$ )


Table 54 - Interrupt Register (IR) Bits - Read Only

| External Read/Write Address: $0067_{\mathrm{H}}$ Reset Value: $000 F_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 |  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LIM | RIM | HIM | SIM |
| Bit | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-4 | Unused |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | LIM |  | Lock Interrupt Mask Bit: When this bit is high, it masks the lock status change interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | RIM |  | Reference Change Interrupt Mask Bit: When this bit is high, it masks the reference change interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | HIM |  | Holdover Interrupt Mask Bit: When this bit is high, it masks the holdover entry/exit interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | SIM |  | Slew Rate Limiter Interrupt Mask Bit: When this bit is high, it masks the slew rate interrupt. |  |  |  |  |  |  |  |  |  |  |  |  |

Table 55 - Interrupt Mask Register (IMR) Bits


Table 56 - Interrupt Clear Register (ICR) Bits

| External Read Only Address: $0069_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R3 | R3 FMU | R3 | R3 | $\stackrel{\text { R2 }}{\text { FML }}$ | R2 | R2 | $\stackrel{\text { R2 }}{\text { FU }}$ | R1 | R1 FMU | $\stackrel{\text { R1 }}{\text { FL }}$ | R1 FU | $\xrightarrow{\text { RO }}$ | RO | R0 | RO FU |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  | R3FML | Reference 3 Multi-period Lower Limit Fail Bit: If the device sets this bit to high, the input REF3 fails the multi-period lower limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 14 |  | R3FMU | Reference 3 Multi-period Upper Limit Fail Bit: If the device sets this bit to high, the input REF3 fails the multi-period upper limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  | R3FL | Reference 3 Single Period Lower Limit Fail Bit: If the device sets this bit to high, the input REF3 fails the single-period lower limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 12 |  | R3FU | Reference 3 Single Period Upper Limit Fail Bit: If the device sets this bit to high, the input REF3 fails the single-period upper limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  | R2FML | Reference 2 Multi-period Lower Limit Fail Bit: If the device sets this bit to high, the input REF2 fails the multi-period lower limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 |  | R2FMU | Reference 2 Multi-period Upper Limit Fail Bit: If the device sets this bit to high, the input REF2 fails the multi-period upper limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  | R2FL | Reference 2 Single Period Lower Limit Fail Bit: If the device sets this bit to high, the input REF2 fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  | R2FU | Reference 2 Single Period Upper Limit Fail Bit: If the device sets this bit to high, the input REF2 fails the single-period upper limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  | R1FML | Reference 1 Multi-period Lower Limit Fail Bit: If the device sets this bit to high, the input REF1 fails the multi-period lower limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  | R1FMU | Reference 1 Multi-period Upper Limit Fail Bit: If the device sets this bit to high, the input REF1 fails the multi-period upper limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  | R1FL | Reference 1 Single Period Lower Limit Fail Bit: If the device sets this bit to high, the input REF1 fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |

Table 57 - Reference Failure Status Register (RSR) Bits - Read Only

| External Read Only Address: $0069_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R3 <br> FML | R3 FMU | $\stackrel{\text { R3 }}{\text { FL }}$ | R3 <br> FU | R2 | R2 | $\stackrel{\text { R2 }}{\text { FL }}$ | $\stackrel{\text { R2 }}{\text { FU }}$ | R1 | FM1 | R1 | R1 | $\stackrel{\text { R0 }}{\text { FML }}$ | RMO | R0 FL | R0 <br> FU |
| Bit |  | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | R1FU | Reference 1 Single Period Upper Limit Fail Bit: If the device sets this bit to high, the input REF1 fails the single-period upper limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | R0FML | Reference $\mathbf{0}$ Multi-period Lower Limit Fail Bit: If the device sets this bit to high, the input REFO fails the multi-period lower limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  | ROFMU | Reference $\mathbf{0}$ Multi-period Upper Limit Fail Bit: If the device sets this bit to high, the input REFO fails the multi-period upper limit check. (See Table 13, "Default Multi-period Hysteresis Limits" on page 47) |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  | ROFL | Reference 0 Single Period Lower Limit Fail Bit: If the device sets this bit to high, the input REFO fails the single-period lower limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 |  | ROFU | Reference 0 Single Period Upper Limit Fail Bit: If the device sets this bit to high, the input REFO fails the single-period upper limit check. (See Table 11, "Values for Single Period Limits" on page 45) |  |  |  |  |  |  |  |  |  |  |  |  |

Table 57 - Reference Failure Status Register (RSR) Bits - Read Only (continued)

| External Read/Write Address: $006 \mathrm{~A}_{\mathrm{H}}$ Reset Value: $0000_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R3 | R3 MMU | $\mathrm{R}_{\text {R }}$ | R3 $M$ | MML | M2 | ${ }_{\text {R2 }}^{\text {ML }}$ | R2 $M$ | MM1 | MM1 | R1 | R1 $M U$ | MML | MM ${ }_{\text {R0 }}$ | ${ }_{\text {RL }}^{\text {R0 }}$ | R0 |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  | R3MML |  | Reference 3 Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |
| 14 |  | R3MMU |  | Reference 3 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  | R3ML |  | Reference 3 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |
| 12 |  | R3MU |  | Reference 3 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REF3. |  |  |  |  |  |  |  |  |  |  |  |

Table 58 - Reference Mask Register (RMR) Bits

| External Read/Write Address: $006 \mathrm{~A}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R3 | R3 <br> MMU | ${ }_{\text {R }}^{\text {RL }}$ | R3 $M U$ | MML | MM | ${ }_{\text {R2 }}^{\text {ML }}$ | R2 $M$ | M ${ }_{\text {R1 }}$ | RM1 | R1 | R1 $M$ | MML | MMU | R0 ${ }_{\text {ML }}$ | R0 MU |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  | R2MML |  | Reference 2 Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 10 |  | R2MMU |  | Reference 2 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  | R2ML |  | Reference 2 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  | R2MU |  | Reference 2 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REF2. |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  | R1MML |  | Reference 1 Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  | R1MMU |  | Reference 1 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  | R1ML |  | Reference 1 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | R1MU |  | Reference 1 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REF1. |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | ROMML |  | Reference $\mathbf{0}$ Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF0. |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  | ROMMU |  | Reference $\mathbf{0}$ Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REFO. |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  | ROML |  | Reference 0 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REFO. |  |  |  |  |  |  |  |  |  |  |  |
| 0 |  | ROMU |  | Reference 0 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REFO. |  |  |  |  |  |  |  |  |  |  |  |

Table 58 - Reference Mask Register (RMR) Bits (continued)

External Read Only Address: $006 \mathrm{~B}_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\begin{gathered} \text { R3FS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { R3FS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { R3FS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { R2FS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { R2FS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { R2FS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { R1FS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { R1FS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { R1FS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { ROFS } \\ 2 \end{gathered}$ | $\begin{gathered} \text { ROFS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { ROFS } \\ 0 \end{gathered}$ |


| Bit | Name | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15-12 | Unused | Reserved. In normal functional mode, these bits are zero. |  |  |  |
| 11-9 | R3FS2-0 | Reference 3 Frequency Status Bits: These bits report detected frequency of REF3. |  |  |  |
|  |  | R3FS2 | R3FS1 | R3FS0 | REF3 Frequency Measurement |
|  |  | 0 | 0 | 0 | 8 kHz |
|  |  | 0 | 0 | 1 | 1.544 MHz |
|  |  | 0 | 1 | 0 | 2.048 MHz |
|  |  | 0 | 1 | 1 | 4.096 MHz |
|  |  | 1 | 0 | 0 | 8.192 MHz |
|  |  | 1 | 0 | 1 | 16.384 MHz |
|  |  | 1 | 1 | 0 | 19.44 MHz |
|  |  | 1 | 1 | 1 | Reserved |
| 8-6 | R2FS2-0 | Reference 2 Frequency Status Bits: These bits report detected frequency of REF2. |  |  |  |
|  |  | R2FS2 | R2FS1 | R2FS0 | REF2 Frequency Measurement |
|  |  | 0 | 0 | 0 | 8 kHz |
|  |  | 0 | 0 | 1 | 1.544 MHz |
|  |  | 0 | 1 | 0 | 2.048 MHz |
|  |  | 0 | 1 | 1 | 4.096 MHz |
|  |  | 1 | 0 | 0 | 8.192 MHz |
|  |  | 1 | 0 | 1 | 16.384 MHz |
|  |  | 1 | 1 | 0 | 19.44 MHz |
|  |  | 1 | 1 | 1 | Reserved |

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only

| External Read Only Address: $006 \mathrm{~B}_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 | $12 \quad 11$ | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | $0{ }^{0}$ | 0 R3FS <br> 2  | $\underset{1}{\text { R3FS }}$ | ${ }_{0}^{\text {R3FS }}$ | R2FS 2 | R2FS 1 | ${ }_{\text {R2FS }}^{0}$ | $\underset{2}{\mathrm{R} 1 \mathrm{FS}}$ | $\underset{1}{\mathrm{R} 1 \mathrm{FS}}$ | $\underset{0}{\mathrm{R} 1 \mathrm{FS}}$ | $\underset{2}{\mathrm{ROFS}}$ | $\underset{1}{\mathrm{ROFS}}$ | ROFS 0 |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |
| 5-3 | R1FS2-0 | Reference 1 Frequency Status Bits: These bits report detected frequency of REF1. |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | R1FS2 | R1FS1 |  | R1FS0 | REF1 Frequency Measurement |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  | 0 | 8 kHz |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  | 1 | 1.544 MHz |  |  |  |  |  |  |
|  |  |  | 0 | 1 |  | 0 | 2.048 MHz |  |  |  |  |  |  |
|  |  |  | 0 | 1 |  | 1 | 4.096 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 0 |  | 0 | 8.192 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 0 |  | 1 | 16.384 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 1 |  | 0 | 19.44 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 1 |  | 1 | Reserved |  |  |  |  |  |  |
| 2-0 | ROFS2-0 | Reference 0 Frequency Status Bits: These bits report detected frequency of REFO. |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | R0FS2 | R0FS1 |  | ROFS0 | REFO Frequency Measurement |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  | 0 | 8 kHz |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  | 1 | 1.544 MHz |  |  |  |  |  |  |
|  |  |  | 0 | 1 |  | 0 | 2.048 MHz |  |  |  |  |  |  |
|  |  |  | 0 | 1 |  | 1 | 4.096 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 0 |  | 0 | 8.192 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 0 |  | 1 | 16.384 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 1 |  | 0 | 19.44 MHz |  |  |  |  |  |  |
|  |  |  | 1 | 1 |  | 1 | Reserved |  |  |  |  |  |  |

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

| External Read/Write Address: $006 \mathrm{C}_{\mathrm{H}}$ Reset Value: $0002_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 1413 |  | 12 | 11 | 10 | 90 | 80 | 7 | 60 | 5 | 4 | 3 | 2 | 10 |  |
| 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  | 0 | OJP2 | OJP1 | OJP0 |
| Bit |  | Name |  | Description |  |  |  |  |  |  |  |  |  |  |  |
| 15-3 |  | Unused |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |
| 2-0 |  | OJP2-0 |  | Output Jitter Performance Bits: These bits are used to control the DPLL output jitter performance with respect to the noise received through the output pins. The higher value (unsigned) means more filtering, while zero means filter bypass. The default value of $2_{\mathrm{H}}$ gives the best performance for most circumstances. |  |  |  |  |  |  |  |  |  |  |  |

Table 60 - Output Jitter Control Register (OJCR) Bits

External Read/Write Address: $0100_{\mathrm{H}}-\mathrm{0}^{211 \mathrm{~F}_{\mathrm{H}}}$ Reset Value: $0000_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { STIN[n] } \\ \text { BD2 } \end{gathered}$ | $\begin{gathered} \hline \text { STIN[n] } \\ \text { BD1 } \end{gathered}$ | $\begin{gathered} \hline \text { STIN[n] } \\ \text { BD0 } \end{gathered}$ | STIN[n] SMP1 | STIN[n] SMP0 | STIN[n] DR3 | $\begin{aligned} & \hline \text { STIN[n] } \\ & \text { DR2 } \end{aligned}$ | STIN[n] DR1 | $\begin{gathered} \overline{\operatorname{STIN}[n]} \\ \text { RRO } \end{gathered}$ |


| Bit | Name | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 15-9 | Unused | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |
| 8-6 | STIN[n]BD2-0 | Input Stream[n] Bit Delay Bits. <br> The binary value of these bits refers to the number of bits that the input stream will be delayed relative to FPi. The maximum value is 7 . Zero means no delay. |  |  |
| 5-4 | STIN[n]SMP1-0 | Input Data Sampling Point Selection Bits: |  |  |
|  |  | STIN[n]SMP1-0 | Sampling Point <br> (2.048 Mbps, 4.096 Mbps, 8.192 Mbps streams) | Sampling Point (16.384 Mbps streams) |
|  |  | 00 | 3/4 point | 2/4 point |
|  |  | 01 | 1/4 point |  |
|  |  | 10 | $2 / 4$ point | 4/4 point |
|  |  | 11 | 4/4 point |  |

Table 61 - Stream Input Control Register 0-31 (SICR0-31) BIts

| External Read/Write Address: $0100_{\mathrm{H}}-$ 011F $_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { STIN[n] } \\ \text { BD2 } \end{gathered}$ | $\begin{gathered} \operatorname{STIN}[n] \\ B D 1 \end{gathered}$ | $\begin{gathered} \text { STIN[n] } \\ \text { BD0 } \end{gathered}$ | $\begin{aligned} & \text { STIN[n] } \\ & \text { SMP1 } \end{aligned}$ | $\begin{aligned} & \text { STIN[n] } \\ & \text { SMP0 } \end{aligned}$ | $\begin{gathered} \text { STIN[n] } \\ \text { DR3 } \end{gathered}$ | $\begin{gathered} \text { STIN[n] } \\ \text { DR2 } \end{gathered}$ | $\begin{gathered} \hline \text { STIN[n] } \\ \text { DR1 } \end{gathered}$ | $\underset{\substack{\operatorname{SRO} \\ \hline \operatorname{TR}[n]}}{ }$ |
| Bit |  | Name |  |  |  | Description |  |  |  |  |  |  |  |  |  |
| 3-0 |  | STIN[n]DR3-0 |  |  |  | Input Data Rate Selection Bits: |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | STIN[n]DR3-0 |  | Data Rate |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0000 |  | Stream Unused |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0001 |  | 2.048 Mbps |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0010 |  | 4.096 Mbps |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0011 |  | 8.192 Mbps |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0100 |  | 16.384 Mbps |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0101-1111 |  | Reserved |  |  |  |  |
| Note: [n] denotes input stream from 0-31. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 61-Stream Input Control Register 0-31 (SICRO-31) BIts (continued)

| External Read/Write Address: $0120_{\mathrm{H}}-0^{-13 F_{H}}$ Reset Value: $0^{000}{ }_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1514 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $0{ }^{0}$ | 0 | 0 | $\underbrace{\text { chen }}_{\substack{\text { STIN }[n] \\ \text { Q3C2 }}}$ | $\begin{gathered} \mathrm{STIN}[n] \\ \mathbf{Q 3 C 1} \end{gathered}$ | ${ }^{\text {n }}$ | $\begin{gathered} \hline \text { STIN[n] } \\ \text { Q2C2 } \end{gathered}$ | STIN[n] Q2C1 | $\operatorname{STIN[n]}$ Q2C0 | STIN[n] Q1C2 | STIN[n] Q1C1 | $\begin{gathered} \hline \operatorname{STIN}[n] \\ \text { Q1C0 } \end{gathered}$ | STIN[n] Q0C2 | STIN[n] Q0C1 | STIN[n] QOCO |
| Bit | Name |  |  |  | Description |  |  |  |  |  |  |  |  |  |
| 15-12 | Unused |  |  |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |
| 11-9 | STIN[n]Q3C2-0 |  |  |  | Quadrant Frame 3 Control Bits. These three bits are used to control STi[n]'s quadrant frame 3, which is defined as Ch24 to 31, Ch48 to 63, Ch96 to 127 and Ch192 to 255 for the 2.048 Mbps, 4.096 Mbps, 8.192 Mbps, and 16.384 Mbps modes respectively. |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | STIN[n]Q3C <br> $2-0$ Operation |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | $0 x x$ |  |  | normal operation |  |  |  |  |  |  |
|  |  |  |  |  | 100 |  |  | LSB of each channel is replaced by "0" |  |  |  |  |  |  |
|  |  |  |  |  | 101 |  |  | LSB of each channel is replaced by "1" |  |  |  |  |  |  |
|  |  |  |  |  | 110 |  |  | MSB of each channel is replaced by " 0 " |  |  |  |  |  |  |
|  |  |  |  |  | 111 |  |  | MSB of each channel is replaced by "1" |  |  |  |  |  |  |
| 8-6 | STIN[n]Q2C2-0 |  |  |  | Quadrant Frame 2 Control Bits. These three bits are used to control STi[n]'s quadrant frame 2, which is defined as Ch16 to 23, Ch32 to 47, Ch64 to 95 and Ch128 to 191 for the $2.048 \mathrm{Mbps}, 4.096 \mathrm{Mbps}, 8.192 \mathrm{Mbps}$, and 16.384 Mbps modes respectively. |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | $\begin{gathered} \text { STIN[n]Q2C } \\ 2-0 \end{gathered}$ |  |  | Operation |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 0xx | normal operation |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 100 | LSB of each channel is replaced by "0" |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 101 | LSB of each channel is replaced by "1" |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 110 | MSB of each channel is replaced by "0" |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 111 | MSB of each channel is replaced by "1" |  |  |  |  |  |  |

Table 62-Stream Input Quadrant Frame Register 0-31 (SIQFR0-31) Bits


Table 62 - Stream Input Quadrant Frame Register 0-31 (SIQFR0-31) Bits (continued)

| External Read/Write Address: $0200_{\mathrm{H}}-021 \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 31211 |  |  | 109 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | $\begin{gathered} \hline \mathrm{STOHZ} \\ {[\mathrm{n}] \mathrm{A} 2} \end{gathered}$ | $\underset{[\mathrm{n}] \mathrm{A} 1}{\mathrm{STOHZ}}$ | $\begin{gathered} \mathrm{STOHZ} \\ {[\mathrm{n}] \mathrm{AO}} \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ { }_{\text {FA }} \end{gathered}$ | $\begin{aligned} & \text { STO[n] } \\ & \text { FAO } \end{aligned}$ | $\begin{aligned} & \text { STO[n] } \\ & \text { AD2 } \end{aligned}$ | $\begin{gathered} \text { STO[n] } \\ \text { AD1 } \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ \text { ADD } \end{gathered}$ | $\begin{gathered} \hline \mathrm{STO[n]} \\ \text { DR33 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ \text { DR22 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STO[n] } \\ \text { DR1 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { STO[n] } \\ \text { DRO } \\ \hline \end{gathered}$ |
| Bit |  | Name |  |  | Description |  |  |  |  |  |  |  |  |  |  |
| 15-12 |  | Unused |  |  | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |
| 11-9 |  | $\text { STOHZ[n]A2 - } 0$ <br> (Valid only for STiOO-15) |  |  | STOHZ Additional Advancement Bits: |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | STOH | [n]A2-0 |  | Additio $\begin{array}{r} 2.048 \mathrm{M} \\ 8 . \end{array}$ | $\begin{aligned} & \text { advan } \\ & \text { pps, } 4.09 \\ & 92 \text { Mbps } \end{aligned}$ | ement Mbps, |  | Addition (16 | Advan 384 Mb | ment |
|  |  |  |  |  |  |  | 0 |  |  | 0 bit |  |  |  | 0 bit |  |
|  |  |  |  |  |  |  | 1 |  |  | 1/4 bit |  |  |  | $2 / 4$ bit |  |
|  |  |  |  |  |  |  | 10 |  |  | $2 / 4$ bit |  |  |  | 4/4 bit |  |
|  |  |  |  |  |  |  | 11 |  |  | 3/4 bit |  |  |  | eserved |  |
|  |  |  |  |  |  |  | 0 |  |  | 4/4 bit |  |  |  |  |  |
|  |  |  |  |  |  |  | -111 |  |  | eserved |  |  |  |  |  |
| 8-7 |  |  | O [n] | A1-0 |  | tput S | am[n] | ] Fractio | onal A | vance | ment | its: |  |  |  |
|  |  |  |  |  |  | STO[n]FA | $1-0$ | (2.048 |  | anceme 96 Mbp reams) | $8.192 \text { n }$ |  | (16. | Advanc 84 Mbp | nent streams |
|  |  |  |  |  |  | 00 |  |  |  | 0 |  |  |  | 0 |  |
|  |  |  |  |  |  | 01 |  |  |  | 1/4 bit |  |  |  | 2/4 |  |
|  |  |  |  |  |  | 10 |  |  |  | 2/4 bit |  |  |  | Reser |  |
|  |  |  |  |  |  | 11 |  |  |  | $3 / 4$ bit |  |  |  |  |  |
| 6-4 |  |  | TO[n] | D2-0 | Ou <br> Th is ad | tput St e binary to be ad vancem | am[n] value vanced nt. | ] Bit Adv <br> of these relative | vance <br> bits ref <br> e to FP | nent S <br> rs to th <br> o. The | electio e numb maxim | Bits er of um valu | bits that lue is | the ou Zero | ut stre means |
| 3-0 |  |  | TO[n] | R3-0 |  | utput Da | a Rate | Selecti | ion B |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | STIN[n]DR | R3-0 |  |  | ta Rat |  |  |  |
|  |  |  |  |  |  |  |  | 0000 |  |  | $\begin{aligned} & \text { disable } \\ & \text { (STOHZ } \end{aligned}$ | $\begin{aligned} & \text { d: STia } \\ & \text { driver } \end{aligned}$ | HiZ <br> high) |  |  |
|  |  |  |  |  |  |  |  | 0001 |  |  | 2.04 | 48 Mbp |  |  |  |
|  |  |  |  |  |  |  |  | 0010 |  |  | 4.09 | 96 Mbp |  |  |  |
|  |  |  |  |  |  |  |  | 0011 |  |  | 8.19 | 2 Mbp |  |  |  |
|  |  |  |  |  |  |  |  | 0100 |  |  | 16.3 | 84 Mb |  |  |  |
|  |  |  |  |  |  |  |  | 0101-1 | 111 |  |  | served |  |  |  |
| Note: [ n$]$ | den | s | utput | tream fro | - 0-3 |  |  |  |  |  |  |  |  |  |  |

Table 63-Stream Output Control Register 0-31 (SOCR0-31) Bits

| External Read/Write Address: $0300_{\mathrm{H}}-031 \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{\mathrm{H}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ST[n] BRS7 | $\begin{aligned} & \hline \text { ST[n] } \\ & \text { BRS6 } \end{aligned}$ | $\begin{aligned} & \hline \text { ST[n] } \\ & \text { BRS5 } \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[n] \\ & \mathrm{BRS} \mathrm{~S} \end{aligned}$ | $\begin{aligned} & \text { ST[n] } \\ & \text { BRS3 } \end{aligned}$ | $\mathrm{ST}[\mathrm{n}]$ BRS2 | ST[n] BRS1 | $\begin{aligned} & \text { ST[n] } \\ & \text { BRSO } \end{aligned}$ |
| Bit |  | Name |  |  |  |  |  |  |  | script |  |  |  |  |  |
| 15-8 |  | Unused |  | Reser | ed. | no |  | ctiona | mode | hese bis | ts MU | T be | to ze |  |  |
| 7-0 |  | $\mathrm{ST}[\mathrm{n}]$ <br> BRS7-0 |  | Strea chann | $\begin{aligned} & \text { [n] } \\ & \text { I in } \end{aligned}$ | $\begin{aligned} & \text { ER } \\ & \text { ich } \end{aligned}$ |  | Star <br> data | Bits: starts | he bina be co | y valu pared | of th | e bits | fers | the in |
| Note: [ n ] denotes input stream from 0-31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 64 - BER Receiver Start Register [n] (BRSR[n]) Bits

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | ${ }_{\substack{\text { ST[n] } \\ \text { BL] }}}$ | $\begin{gathered} \mathrm{ST[n]} \\ B L 6] \end{gathered}$ | $\begin{gathered} \mathrm{ST[n]} \\ B L 5] \end{gathered}$ |  | $\begin{gathered} \mathrm{ST[n]}] \\ B L 3] \end{gathered}$ | $\begin{aligned} & \mathrm{ST[n]} \\ & \mathrm{BL2}] \end{aligned}$ | $\begin{gathered} \mathrm{ST[n]}] \\ \mathrm{BL}, 1 \end{gathered}$ | $\begin{gathered} \mathrm{ST[n]} \\ B L 0 \end{gathered}$ |
| Bit |  | Name |  |  |  |  |  |  |  | cript |  |  |  |  |  |
| 15-9 |  | Unused |  | Rese | ved | n | nal fun | tional | mode, | ese b | MUS | be se | to zer |  |  |
| 8-0 |  | $\begin{gathered} \text { ST[n] } \\ \text { BL8-0 } \end{gathered}$ |  | Strea cons BER 8.192 1. If |  | ls | ength <br> els ex <br> 32, 64 <br> 6.384 <br> set to | Bits: <br> pected <br> 128 <br> Mbps <br> zero, | he bin <br> o rec <br> d 256 <br> spect <br> BER | ry val ve the or the ly. Th est will | of th ER ata ra minim be perf | se bits tern. s of 2 m nu rmed | refers <br> he ma 048 M ber of | the <br> mum <br> s, 4. ER | umber of umber of 96 Mbps, annels is |
| Note: [n] denotes input stream from 0-31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits


Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits

| External Read Address: $0360_{\mathrm{H}}-037 \mathrm{~F}_{\mathrm{H}}$ Reset Value: $0000_{H}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ST[n] BC15 | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BC} 14 \end{aligned}$ | ] $\begin{aligned} & \text { ST[n] } \\ & \text { BC13 }\end{aligned}$ | $\begin{aligned} & \mathrm{STT[n]} \\ & \mathrm{BC} 12 \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BC} 11 \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BC} 10 \end{aligned}$ | $\begin{aligned} & \text { ST[n] } \\ & \mathrm{BC} 9 \end{aligned}$ | $\begin{aligned} & \text { ST[n] } \\ & \mathrm{BC} 8 \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BC} 7 \end{aligned}$ | $\begin{aligned} & \text { ST[n] } \\ & \mathrm{BC} 6 \end{aligned}$ | $\begin{aligned} & \text { ST[n] } \\ & \mathrm{BC5} \end{aligned}$ | $\mathrm{ST}[\mathrm{n}]$ BC 4 | $\begin{aligned} & \mathrm{ST}[n] \\ & \mathrm{BC} 3 \end{aligned}$ | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BC} 2 \end{aligned}$ | $\mathrm{ST}[\mathrm{n}]$ $\mathrm{BC1}$ | $\begin{aligned} & \mathrm{ST}[\mathrm{n}] \\ & \mathrm{BCO} \end{aligned}$ |
| Bit |  | Name |  |  |  |  |  |  | escri | tion |  |  |  |  |  |
| 15-0 |  | $\begin{gathered} \mathrm{ST}[\mathrm{n}] \\ \mathrm{BC} 15-0 \end{gathered}$ |  | eam <br> error <br> will | BER <br> unts <br> t roll |  | Bits reach | ead <br> s its | nly): aximu | he bin m valu | ry val of 0 | of FFF, | se b e val | refe <br> will | to the e held |
| Note: [n] denotes input stream from 0-31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

### 24.0 Memory

### 24.1 Memory Address Mappings

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit $1-0$ in the Control Register determine the access to the data or connection memory (CM_L or CM_H).

| MSB (Note 1) | Stream Address (St0-31) |  |  |  |  |  | Channel Address (Ch0-255) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A13 | A12 | A11 | A10 | A9 | A8 | Stream [ n$]$ | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Channel [ n ] |
| 1 | 0 | 0 | 0 | 0 | 0 | Stream 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ch 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | Stream 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Ch 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | Stream 2 | . | . | . | . | . | . | . | . | . |
| 1 | 0 | 0 | 0 | 1 | 1 | Stream 3 |  |  |  | . |  |  |  |  |  |
| 1 | 0 | 0 | 1 | 0 | 0 | Stream 4 | 0 | 0 | 0 | 1 |  |  | 1 | 0 | Ch 30 |
| 1 | 0 | 0 | 1 | 0 | 1 | Stream 5 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Ch 31 (Note 2) |
| 1 | 0 | 0 | 1 | 1 | 0 | Stream 6 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Ch 32 |
| 1 | 0 | 0 | 1 | 1 | 1 | Stream 7 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Ch 33 |
| 1 | 0 | 1 | 0 | 0 | 0 | Stream 8 | . | . | . |  | . | . |  | . | . |
| . | . | . | . | . | . |  |  |  | 1 |  |  |  |  |  |  |
| . | . | . | . | . | . |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | Ch 62 |
| . | . | . | . | . | . |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | Ch 63 (Note 3) |
| . | . | . | . | . | . |  | . | . | . | . | . | . | . | . | . |
| 1 | 0 | 1 | 1 | 1 | 0 | Stream 14 | . | . | . | . | . | . | . | . | . |
| 1 | 0 | 1 | 1 | 1 | 1 | Stream 15 |  |  |  |  |  |  |  | . |  |
| . | . | . | . | . | . |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | Ch126 |
| . | . | . | . | . | . |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Ch 127 (Note 4) |
| . | . | . | . | . | . |  | . | . | . | . | . | . | . | . | . |
| . | . | . | . | . | . |  | . | . | . | . | . | . | . | . | . |
| . | . | . | . | . | . |  | . | . | . | . | . | . | . | . | . |
| 1 | 1 | 1 | 1 | 1 | 0 | Stream 30 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | Ch 254 |
| 1 | 1 | 1 | 1 | 1 | 1 | Stream 31 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | Ch 255 (Note 5) |
| Note 1: | A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 2: | Channels 0 to 31 are used when serial stream is at 2.048 Mbps. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 3: | Channels 0 to 63 are used when serial stream is at 4.096 Mbps . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 4: | Channels 0 to 127 are used when serial stream is at 8.192 Mbps. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Note 5: | Channels 0 to 255 are used when serial stream is at 16.384 Mbps. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 68 - Address Map for Memory Locations (A13 = 1)

### 24.2 Connection Memory Low (CM_L) Bit Assignment

When the CMM bit (bit 0 ) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 69 on page 101.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { UA } \\ & \text { EN } \end{aligned}$ | V/̄] | ${ }_{4}^{\text {SSA }}$ | $\underset{3}{\text { SSA }}$ | ${ }_{\text {SSA }}$ | ${ }_{1}{ }_{1}$ | ${ }_{0}^{\text {SSA }}$ | $\underset{7}{\mathrm{SCA}}$ | $\underset{6}{\text { SCA }}$ | SCA 5 | $\underset{4}{\mathrm{SCA}}$ | $\mathrm{SCA}_{3}^{\mathrm{SCA}}$ | $\underset{2}{\mathrm{SCA}}$ | $\stackrel{\text { SCA }}{1}$ | $\underset{0}{\text { SCA }}$ | CMM $=0$ |
| Bit |  | Name |  |  |  |  |  |  | escr | tion |  |  |  |  |  |
| 15 |  | UAEN |  |  | on bit ory bit high | twee low, igh will high ntrol | $\mu$-la orma be ig switch the | and switc ored. with onver |  | Enab ut $\mu$ - <br> A-law thod | le aw/Aconve |  | and |  | nnec- <br> on |
| 14 |  | V/C |  |  | Con bit $y \mathrm{~m}$ bit delay | low, mory. set to nemo | e out <br> high, <br> y. No | ontr put d <br> the ou that | ta for <br> tput VAR |  | anne <br> this t be | will b <br> hanne in | take <br> will ontro | from <br> e tak <br> Regi | con- <br> from ter |
| 13-9 |  | SA4-0 |  | urce e bina | $\begin{aligned} & \text { trea } \\ & \text { y } \end{aligned}$ | Add e of $t$ | ess <br> ese 5 | bits $r$ | pres | nts th | inpu | strea | n | ber. |  |
| 8-1 |  | CA7-0 |  | urce <br> bina | han y va | el Ad | dress <br> ese 8 | bits | pres | nts th | inpu | chan | nel nu | mber |  |
| 0 |  | MM $=0$ |  | nnec his is re th | on w, sou |  | Mod ection m nu | $=0$ <br> mem <br> mber | ry is and c | in the annel | norma <br> numb | swit r. | hing | node | Bit13 - |
| Note: For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 (UAEN bit) is set to high. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 70 on page 102.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UA EN | 0 | 0 | 0 | 0 | ${ }_{7}^{\text {MSG }}$ | $\underset{6}{\text { MSG }}$ | ${ }_{5}^{\text {MSG }}$ | ${ }_{4}^{\text {MSG }}$ | ${ }_{3}^{\text {MSG }}$ | MSG 2 | $\stackrel{\text { MSG }}{1}$ | $\underset{0}{\text { MSG }}$ | $\stackrel{\text { PCC }}{1}$ | $\stackrel{\text { PCC }}{0}$ | $\underset{=1}{\text { CMM }}$ |
| Bit |  | Nam |  |  |  |  |  |  |  | escript |  |  |  |  |  |
| 15 |  | UAEN |  |  | nvers <br> en th mem n tion | bit is ry high bit is emory | ween ow, m w will b high, high |  | mod ed. the | A-law has <br> de has convers | nable <br> $\mu$-law <br> -law/ <br> on me | Mess A-law -law hod. | conv <br> onver | de on rion. on, a | y) Connec- <br> con- |
| 14-11 |  | Unuse |  |  | serve | . In n | rmal fu | unctio | al mo | de, the | e bits | MUST | be se | to ze |  |
| 10-3 |  | MSG7 |  |  | -chan | Data el tris | Bits: 8 ate an | $\begin{aligned} & \text {-bit da } \\ & \text { d BER } \end{aligned}$ | for test m | the me modes. | sage | mode. | Not us | d in the |  |
| 2-1 |  | CC1 |  |  | -Cha |  | trol strea | Bits: | hese | two bi | contr |  | orres | ondi | entry's |
|  |  |  |  |  |  |  |  | $\mathrm{C}$ |  | Channel | Output | Mode |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 |  | Per Cha | nel Tr | tate |  |  |  |
|  |  |  |  |  |  |  | 0 | 1 |  | Mess | ge Mo |  |  |  |  |
|  |  |  |  |  |  |  | 1 | 0 |  | BER | est Mo |  |  |  |  |
|  |  |  |  |  |  |  | 1 | 1 |  | R | served |  |  |  |  |
| 0 |  | CMM $=$ |  |  | per-c <br> e mo | annel or | mory contro r-cha | Mode mod nel B | 1. If <br> whic <br> R mo | this is h is pe ode. | igh, th chann | con <br> l trist | ectio te, p | mem -chan | $y$ is in el mes- |
| Note: For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 (UAEN bit) is set to high. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1

### 24.3 Connection Memory High (CM_H) Bit Assignment

Connection memory high provides the detailed information required for $\mu$-law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The $\overline{\mathrm{V}} / \mathrm{D}$ bit is used to select the class of coding law. If the $\bar{V} / D$ bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and $\mu$-law specifications related to $G .711$ voice coding. If the $\overline{\mathrm{V}} / \mathrm{D}$ bit is set (to select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed.

The ICL, the OCL bits and $\overline{\mathrm{V}} / \mathrm{D}$ bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.

| 15 | $14 \quad 13$ | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\overline{\mathrm{V}}$ I | $\underset{1}{\text { ICL }}$ | ${ }_{0}^{\text {ICL }}$ | ${ }_{1}^{\text {OCL }}$ | ${ }_{0}^{\text {OCL }}$ |
| Bit | Name | Description |  |  |  |  |  |  |  |  |  |  |  |  |
| 15-5 | Unused | Reserved. In normal functional mode, these bits MUST be set to zero. |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | $\overline{\mathrm{V}} / \mathrm{D}$ | Voice/Data Control <br> When this bit is low, the corresponding channel is for voice. When this bit is high, the corresponding channel is for data. |  |  |  |  |  |  |  |  |  |  |  |  |
| 3-2 | ICL1 - 0 | Input Coding Law |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Input Coding Law |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | For Voice ( $\overline{\mathrm{V}} / \mathrm{D}$ bit $=0$ ) |  |  |  | For Data ( $\overline{\mathrm{V}} / \mathrm{D}$ bit = 1) |  |  |  |  |  |
|  |  |  |  | 00 | CCITT.ITU A-law |  |  |  | No code |  |  |  |  |  |
|  |  |  |  | 01 | CCITT.ITU $\mu$-law |  |  |  | ABI |  |  |  |  |  |
|  |  |  |  | 10 | A-law w/o ABI |  |  |  | Inverted ABI |  |  |  |  |  |
|  |  |  |  | 11 | $\mu$-law w/o Magnitude Inversion |  |  |  | All Bits Inverted |  |  |  |  |  |
| 1-0 | OCL1-0 | Output Coding Law |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | $\begin{gathered} \text { OCL1 } \\ -0 \end{gathered}$ | Output Coding Law |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | For Voice ( $\overline{\mathrm{V}} / \mathrm{D}$ bit $=0$ ) |  |  |  | For Data ( $\overline{\mathrm{V}} / \mathrm{D}$ bit = 1) |  |  |  |  |  |
|  |  |  |  | 00 | CCITT.ITU A-law |  |  |  | No code |  |  |  |  |  |
|  |  |  |  | 01 | CCITT.ITU $\mu$-law |  |  |  | ABI |  |  |  |  |  |
|  |  |  |  | 10 | A-law w/o ABI |  |  |  | Inverted ABI |  |  |  |  |  |
|  |  |  |  | 11 | $\mu$-law w/o Magnitude Inversion |  |  |  | All Bits Inverted |  |  |  |  |  |
| Note 1: For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 of CM_L is set to high. <br> Note 2: Refer to G .711 standard for detail information of different laws. | For proper $\mu$-law/A-law conversion, the CM_H bits should be set before Bit 15 of CM_L is set to high. Refer to G .711 standard for detail information of different laws. |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 71 - Connection Memory High (CM_H) Bit Assignment

### 25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

### 25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (i.e. $\pm 100 \mathrm{ppm}$ ). Stratum 4E applications (i.e. $\pm 32 \mathrm{ppm}$ ) should use a clock oscillator while Stratum 3 applications (i.e. $\pm 4.6 \mathrm{ppm}$ ) should use a temperature-compensated clock module. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

### 25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 104. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.


Figure 23 - Crystal Oscillator Circuit
The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 104 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

| Frequency | 20 MHz |
| :--- | :--- |
| Tolerance | As required |
| Oscillation Mode | Fundamental |
| Resonance Mode | Parallel |


| Load Capacitance | $20 \mathrm{pF}-32 \mathrm{pF}$ |
| :--- | :--- |
| Maximum Series Resistance | $35 \Omega$ |
| Approximate Drive Level | 1 mW |

### 25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 105. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.


Figure 24 - Clock Oscillator Circuit
For applications requiring $\pm 32$ ppm clock accuracy, the following requirements should be met:

| Frequency | 20.000 MHz |
| :--- | :--- |
| Tolerance | $\pm 32 \mathrm{ppm}$ |
| Rise and Fall Time | 10 ns |
| Duty Cycle | $40 \%$ to $60 \%$ |

For applications requiring Stratum 3 compliance ( $\pm 4.6 \mathrm{ppm}$ clock accuracy), the following temperature compensated clock oscillator module may be used.

| Frequency | 20.000 MHz |
| :--- | :--- |
| Tolerance | $\pm 4.6 \mathrm{ppm}$ |
| Rise and Fall Time | 10 ns |
| Duty Cycle | $40 \%$ to $60 \%$ |

### 26.0 DC Parameters

## Absolute Maximum Ratings*

|  | Parameter | Symbol | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | I/O Supply Voltage | $\mathrm{V}_{\mathrm{DD} \_10}$ | -0.5 | 5.0 | V |
| 2 | Core Supply Voltage | $\mathrm{V}_{\mathrm{DD} \_ \text {CORE }}$ | -0.5 | 2.5 | V |
| 3 | Input Voltage | $\mathrm{V}_{\mathrm{I} \_3 \mathrm{~V}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| 4 | Input Voltage (5 V-tolerant inputs) | $\mathrm{V}_{\mathrm{I} \_5 \mathrm{~V}}$ | -0.5 | 7.0 | V |
| 5 | Continuous Current at Digital Outputs | $\mathrm{I}_{\mathrm{O}}$ |  | 15 | mA |
| 6 | Package Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | 1.5 | W |
| 7 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ unless otherwise stated.

|  | Characteristics | Sym. | Min. | Typ..$^{\ddagger}$ | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | -40 | 25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| 2 | Positive Supply | $\mathrm{V}_{\mathrm{DD} \_10}$ | 3.0 | 3.3 | 3.6 | V |
| 3 | Positive Supply | $\mathrm{V}_{\mathrm{DD} \_ \text {CORE }}$ | 1.71 | 1.8 | 1.89 | V |
| 4 | Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | 0 | 3.3 | $\mathrm{~V}_{\mathrm{DD} \_10}$ | V |
| 5 | Input Voltage on 5V-Tolerant Inputs | $\mathrm{V}_{1 \_5 \mathrm{~V}}$ | 0 | 5.0 | 5.5 | V |

$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics ${ }^{\dagger}$ - Voltages are with respect to ground $\left(\mathrm{V}_{\mathrm{ss}}\right)$ unless otherwise stated.

|  | Characteristics | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply Current - V ${ }_{\text {DD_CORE }}$ | $\mathrm{I}_{\text {DD_CORE }}$ |  |  | 165 | mA |  |
| 2 | Supply Current - V ${ }_{\text {DD_IO }}$ | IDD_IO |  |  | 75 | mA | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 3 | Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  |  | V |  |
| 4 | Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  | 0.8 | V |  |
| 5 | Input Leakage (input pins) <br> Input Leakage (bi-directional pins) | $\begin{aligned} & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{BL}} \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq<\mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {DD_IO }} \\ & \text { See Note } 1 \end{aligned}$ |
| 6 | Weak Pullup Current | $\mathrm{I}_{\mathrm{PU}}$ |  | -33 |  | $\mu \mathrm{A}$ | Input at OV |
| 7 | Weak Pulldown Current | $\mathrm{I}_{\text {PD }}$ |  | 33 |  | $\mu \mathrm{A}$ | Input at $\mathrm{V}_{\text {DD_IO }}$ |
| 8 | Input Pin Capacitance | $\mathrm{C}_{1}$ |  | 3 |  | pF |  |
| 9 | Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=8 \mathrm{~mA}$ |
| 10 | Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |
| 11 | Output High Impedance Leakage | $\mathrm{I}_{\mathrm{OZ}}$ |  |  | 5 | $\mu \mathrm{A}$ | $0<\mathrm{V}<\mathrm{V}_{\mathrm{DD}}$ |
| 12 | Output Pin Capacitance | $\mathrm{C}_{0}$ |  | 5 | 10 | pF |  |

[^0]$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$.


### 27.0 AC Parameters

## AC Electrical Characteristics ${ }^{\dagger}$ - Timing Parameter Measurement Voltage Levels

|  | Characteristics | Sym. | Level | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | CMOS Threshold | $\mathrm{V}_{\mathrm{CT}}$ | $0.5 \mathrm{~V}_{\mathrm{DD} \_10}$ | V |  |
| 2 | Rise/Fall Threshold Voltage High | $\mathrm{V}_{\text {HM }}$ | $0.7 \mathrm{~V}_{\mathrm{DD} \mathrm{\_} \mathrm{\_}} 10$ | V |  |
| 3 | Rise/Fall Threshold Voltage Low | $\mathrm{V}_{\mathrm{LM}}$ | $0.3 \mathrm{~V}_{\mathrm{DD} \mathrm{\_}} 10$ | V |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 25 - Timing Parameter Measurement Voltage Levels

AC Electrical Characteristics ${ }^{\dagger}$ - Motorola Non-Multiplexed Bus Mode - Read Access

|  | Characteristics | Sym | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\text {CSD }}$ | 15 |  |  | ns |  |
| 2 | $\overline{\mathrm{DS}}$ de-asserted time | $\mathrm{t}_{\text {DSD }}$ | 15 |  |  | ns |  |
| 3 | $\overline{\mathrm{CS}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {CSS }}$ | 0 |  |  | ns |  |
| 4 | $R / \bar{W}$ setup to $\overline{D S}$ falling | $t_{\text {RWS }}$ | 10 |  |  | ns |  |
| 5 | Address setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {AS }}$ | 5 |  |  | ns |  |
| 6 | $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\mathrm{CSH}}$ | 0 |  |  | ns |  |
| 7 | $R / \bar{W}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {RWH }}$ | 0 |  |  | ns |  |
| 8 | Address hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {AH }}$ | 0 |  |  | ns |  |
| 9 | Data setup to $\overline{\text { DTA }}$ Low | $\mathrm{t}_{\mathrm{DS}}$ | 8 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 10 | Data hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {DH }}$ | 7 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 11 | Acknowledgement delay time. From $\overline{\mathrm{DS}}$ low to $\overline{\mathrm{DTA}}$ low: <br> Registers Memory | $t_{\text {AKD }}$ |  |  | $\begin{gathered} 75 \\ 185 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 12 | Acknowledgement hold time. From $\overline{D S}$ high to $\overline{D T A}$ high | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 13 | DTA drive high to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  |  | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel time taken to discharge $C_{L}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (see Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access

AC Electrical Characteristics ${ }^{\dagger}$ - Motorola Non-Multiplexed Bus Mode - Write Access

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\mathrm{CSD}}$ | 15 |  |  | ns |  |
| 15 | $\overline{\mathrm{DS}}$ de-asserted time | $t_{\text {DSD }}$ | 15 |  |  | ns |  |
| 16 | $\overline{\mathrm{CS}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\mathrm{CSS}}$ | 0 |  |  | ns |  |
| 17 | $\mathrm{R} / \overline{\mathrm{W}}$ setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {RWS }}$ | 10 |  |  | ns |  |
| 18 | Address setup to $\overline{\mathrm{DS}}$ falling | $\mathrm{t}_{\text {AS }}$ | 5 |  |  | ns |  |
| 19 | Data setup to $\overline{\mathrm{DS}}$ falling | $t_{\text {DS }}$ | 0 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 20 | $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\mathrm{CSH}}$ | 0 |  |  | ns |  |
| 21 | R/W hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {RWH }}$ | 0 |  |  | ns |  |
| 22 | Address hold after $\overline{\mathrm{DS}}$ rising | $\mathrm{t}_{\text {AH }}$ | 0 |  |  | ns |  |
| 23 | Data hold from $\overline{\mathrm{DS}}$ rising | $t_{\text {DH }}$ | 5 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & (\text { Note 1) } \end{aligned}$ |
| 24 | Acknowledgement delay time. From $\overline{\mathrm{DS}}$ low to $\overline{\mathrm{DTA}}$ low: <br> Registers Memory | $\mathrm{t}_{\text {AKD }}$ |  |  | $\begin{gathered} 55 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 25 | Acknowledgement hold time. From $\overline{\mathrm{DS}}$ high to $\overline{\mathrm{DTA}}$ high | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 26 | DTA drive high to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ (see Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the $\overline{\text { RESET }}$ pin is set high. |  |  |  |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access

AC Electrical Characteristics ${ }^{\dagger}$ - Intel Non-Multiplexed Bus Mode - Read Access

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\mathrm{CSD}}$ | 15 |  |  | ns |  |
| 28 | $\overline{\mathrm{RD}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {RS }}$ | 10 |  |  | ns |  |
| 29 | $\overline{\mathrm{WR}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {ws }}$ | 10 |  |  | ns |  |
| 30 | Address setup to $\overline{\mathrm{CS}}$ falling | $t_{\text {AS }}$ | 5 |  |  | ns |  |
| 31 | $\overline{\mathrm{RD}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{RH}}$ | 0 |  |  | ns |  |
| 32 | $\overline{\mathrm{WR}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\text {wH }}$ | 0 |  |  | ns |  |
| 33 | Address hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{AH}}$ | 0 |  |  | ns |  |
| 34 | Data setup to RDY high | $t_{\text {DS }}$ | 8 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 35 | Data hold after $\overline{\mathrm{CS}}$ rising | $t_{\text {DH }}$ | 7 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 36 | Acknowledgement delay time. From $\overline{\mathrm{CS}}$ low to RDY high: <br> Registers Memory | $\mathrm{t}_{\text {AKD }}$ |  |  | $\begin{aligned} & 175 \\ & 185 \end{aligned}$ | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 37 | Acknowledgement hold time. From $\overline{\mathrm{CS}}$ high to RDY low | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \hline \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 38 | RDY drive low to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel time taken to discharge $C_{L}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (see Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access

AC Electrical Characteristics ${ }^{\dagger}$ - Intel Non-Multiplexed Bus Mode - Write Access

|  | Characteristics | Sym. | Min. | Typ. | Max. | Units | Test Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 39 | $\overline{\mathrm{CS}}$ de-asserted time | $\mathrm{t}_{\text {CSD }}$ | 15 |  |  | ns |  |
| 40 | $\overline{\mathrm{WR}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\text {WS }}$ | 10 |  |  | ns |  |
| 41 | $\overline{\mathrm{RD}}$ setup to $\overline{\mathrm{CS}}$ falling | $\mathrm{t}_{\mathrm{RS}}$ | 10 |  |  | ns |  |
| 42 | Address setup to $\overline{\mathrm{CS}}$ falling | $t_{\text {AS }}$ | 5 |  |  | ns |  |
| 43 | Data setup to $\overline{\mathrm{CS}}$ falling | $t_{\text {DS }}$ | 0 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 44 | $\overline{\mathrm{WR}}$ hold after $\overline{\mathrm{CS}}$ rising | $t_{\text {WH }}$ | 0 |  |  | ns |  |
| 45 | $\overline{\mathrm{RD}}$ hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{RH}}$ | 0 |  |  | ns |  |
| 46 | Address hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\text {AH }}$ | 10 |  |  | ns |  |
| 47 | Data hold after $\overline{\mathrm{CS}}$ rising | $\mathrm{t}_{\mathrm{DH}}$ | 5 |  |  | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 48 | Acknowledgement delay time. From $\overline{\mathrm{CS}}$ low to RDY high: <br> Registers <br> Memory | $\mathrm{t}_{\text {AKD }}$ |  |  | $\begin{gathered} 55 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |
| 49 | Acknowledgement hold time. From $\overline{\mathrm{CS}}$ high to RDY low | $\mathrm{t}_{\text {AKH }}$ | 4 |  | 12 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \\ & \text { (Note 1) } \end{aligned}$ |
| 50 | RDY drive low to HiZ | $\mathrm{t}_{\text {AKZ }}$ |  |  | 8 | ns |  |
| Note 1: High impedance is measured by pulling to the appropriate rail with $R_{L}$, with timing corrected to cancel time taken to discharge $\mathrm{C}_{\mathrm{L}}$. <br> Note 2: A delay of $500 \mu \mathrm{~s}$ to 2 ms (Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the RESET pin is set high. |  |  |  |  |  |  |  |



Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access

## AC Electrical Characteristics ${ }^{\dagger}$ - JTAG Test Port Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TCK Clock Period | $\mathrm{t}_{\text {TCKP }}$ | 100 |  |  | ns |  |
| 2 | TCK Clock Pulse Width High | $\mathrm{t}_{\text {TCKH }}$ | 20 |  |  | ns |  |
| 3 | TCK Clock Pulse Width Low | $\mathrm{t}_{\text {TCKL }}$ | 20 |  |  | ns |  |
| 4 | TMS Set-up Time | $\mathrm{t}_{\text {TMSS }}$ | 10 |  |  | ns |  |
| 5 | TMS Hold Time | $\mathrm{t}_{\text {TMSH }}$ | 10 |  |  | ns |  |
| 6 | TDi Input Set-up Time | $\mathrm{t}_{\text {TDIS }}$ | 20 |  |  | ns |  |
| 7 | TDi Input Hold Time | $\mathrm{t}_{\text {TDIH }}$ | 60 |  |  | ns |  |
| 8 | TDo Output Delay | $\mathrm{t}_{\text {TDOD }}$ |  |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 9 | TRST pulse width | $\mathrm{t}_{\text {TRSTW }}$ | 200 |  |  | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 30 - JTAG Test Port Timing Diagram
AC Electrical Characteristics ${ }^{\dagger}$ - OSCi $\mathbf{2 0} \mathbf{~ M H z}$ Input Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notest |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Input frequency accuracy |  | -4.6 |  | 4.6 | ppm | 1 |
| 2 | Duty cycle |  | 40 |  | 60 | $\%$ |  |
| 3 | Input rise or fall time | $\mathrm{t}_{\mathrm{IR},}, \mathrm{t}_{\mathrm{IF}}$ |  |  | 3 | ns | 17 |

[^1]AC Electrical Characteristics ${ }^{\dagger}$ - FPi and CKi Timing when CKIN1-0 bits $=\mathbf{0 0} \mathbf{( 1 6 . 3 8 4 ~ M H z )}$

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\prime}$ | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPi Input Frame Pulse Width | $\mathrm{t}_{\text {FPIW }}$ | 40 | 61 | 115 | ns |  |
| 2 | FPi Input Frame Pulse Setup Time | $\mathrm{t}_{\text {FPIS }}$ | 20 |  |  | ns |  |
| 3 | FPi Input Frame Pulse Hold Time | $\mathrm{t}_{\text {FPIH }}$ | 20 |  |  | ns |  |
| 4 | CKi Input Clock Period | $\mathrm{t}_{\text {CKIP }}$ | 55 | 61 | 67 | ns |  |
| 5 | CKi Input Clock High Time | $\mathrm{t}_{\text {CKIH }}$ | 27 |  | 34 | ns |  |
| 6 | CKi Input Clock Low Time | $\mathrm{t}_{\text {CKIL }}$ | 27 |  | 34 | ns |  |
| 7 | CKi Input Clock Rise/Fall Time | $\mathrm{t}_{\mathrm{r}}$ CKi, $\mathrm{t}_{\mathrm{f}} \mathrm{CKi}$ |  |  | 3 | ns |  |
| 8 | CKi Input Clock Cycle to Cycle Variation | $\mathrm{t}_{\text {CVC }}$ | 0 |  | 20 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics ${ }^{\dagger}$ - FPi and CKi Timing when CKIN1-0 bits $=01$ ( 8.192 MHz )

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\prime}$ | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPi Input Frame Pulse Width | $\mathrm{t}_{\text {FPIW }}$ | 90 | 122 | 220 | ns |  |
| 2 | FPi Input Frame Pulse Setup Time | $\mathrm{t}_{\text {FPIS }}$ | 45 |  |  | ns |  |
| 3 | FPi Input Frame Pulse Hold Time | $\mathrm{t}_{\text {FPIH }}$ | 45 |  |  | ns |  |
| 4 | CKi Input Clock Period | $\mathrm{t}_{\text {CKIP }}$ | 110 | 122 | 135 | ns |  |
| 5 | CKi Input Clock High Time | $\mathrm{t}_{\text {CKIH }}$ | 55 |  | 69 | ns |  |
| 6 | CKi Input Clock Low Time | $\mathrm{t}_{\text {CKIL }}$ | 55 |  | 69 | ns |  |
| 7 | CKi Input Clock Rise/Fall Time | $\mathrm{t}_{\mathrm{r}}$ CKi, $\mathrm{t}_{\mathrm{f}} \mathrm{CKi}$ |  |  | 3 | ns |  |
| 8 | CKi Input Clock Cycle to Cycle Variation | $\mathrm{t}_{\text {CVC }}$ | 0 |  | 20 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

## AC Electrical Characteristics ${ }^{\dagger}$ - FPi and CKi Timing when CKIN1-0 bits $\mathbf{= 1 0 ( 4 . 0 9 6 ~ M H z )}$

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\prime}$ | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPi Input Frame Pulse Width | $\mathrm{t}_{\text {FPIW }}$ | 90 | 244 | 420 | ns |  |
| 2 | FPi Input Frame Pulse Setup Time | $\mathrm{t}_{\text {FPIS }}$ | 110 |  |  | ns |  |
| 3 | FPi Input Frame Pulse Hold Time | $\mathrm{t}_{\text {FPIH }}$ | 110 |  |  | ns |  |
| 4 | CKi Input Clock Period | $\mathrm{t}_{\text {CKIP }}$ | 220 | 244 | 270 | ns |  |
| 5 | CKi Input Clock High Time | $\mathrm{t}_{\text {CKIH }}$ | 110 |  | 135 | ns |  |
| 6 | CKi Input Clock Low Time | $\mathrm{t}_{\text {CKIL }}$ | 110 |  | 135 | ns |  |
| 7 | CKi Input Clock Rise/Fall Time | $\mathrm{t}_{\mathrm{r}}$ CKi, $\mathrm{t}_{\mathrm{f}} \mathrm{CKi}$ |  |  | 3 | ns |  |
| 8 | CKi Input Clock Cycle to Cycle Variation | $\mathrm{t}_{\text {CVC }}$ | 0 |  | 20 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)


Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Input Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STi Setup Time |  |  |  |  |  |  |
|  | 2.048 Mbps | $\mathrm{t}_{\text {SIS2 }}$ | 5 |  |  | ns |  |
|  | 4.096 Mbps | $\mathrm{t}_{\mathrm{SIS}}$ | 5 |  |  | ns |  |
|  | 8.192 Mbps | $\mathrm{t}_{\text {SIS8 }}$ | 5 |  |  | ns |  |
|  | 16.384 Mbps | $\mathrm{t}_{\text {SIS16 }}$ | 8 |  |  | ns |  |
| 2 | STi Hold Time |  |  |  |  |  |  |
|  | 2.048 Mbps | $\mathrm{t}_{\text {SIH2 }}$ | 8 |  |  | ns |  |
|  | 4.096 Mbps | $\mathrm{t}_{\text {SIH4 }}$ | 8 |  |  | ns |  |
|  | 192 Mbps | $\mathrm{t}_{\text {SIH8 }}$ | 8 |  |  | ns |  |
|  | 16.384 Mbps | $\mathrm{t}_{\text {SIH16 }}$ | 8 |  |  | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 33 -ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps


Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps


Figure 35-GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps


Figure 36-GCI-Bus Input Timing Diagram when Operated at 16 Mbps

AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Master Mode Output Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STio Delay - Active to Active |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
|  | at 2.048 Mbps | $\mathrm{t}_{\text {SOD2 }}$ | 1 |  | 8 | ns |  |
|  | at 4.096 Mbps | $\mathrm{t}_{\text {SOD4 }}$ | 1 |  | 8 | ns |  |
|  | at 8.192 Mbps | $\mathrm{t}_{\text {SOD8 }}$ | 1 |  | 8 | ns |  |
|  | at 16.384 Mbps | $\mathrm{t}_{\text {SOD16 }}$ | 1 |  | 8 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Multiplied Slave Mode Output Timing

| Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STio Delay - Active to Active |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
|  | at 2.048 Mbps | $\mathrm{t}_{\text {SOD2 }}$ | 0 |  | 6 | ns |  |
|  | at 4.096 Mbps | $\mathrm{t}_{\text {SOD4 }}$ | 0 |  | 6 | ns |  |
|  | at 8.192 Mbps | $\mathrm{t}_{\text {SOD8 }}$ | 0 |  | 6 | ns |  |
| at 16.384 Mbps | $\mathrm{t}_{\text {SOD16 }}$ | 0 |  | 6 | ns |  |  | Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Divided Slave Mode Output Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STio Delay - Active to Active |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
|  | at 2.048 Mbps | $\mathrm{t}_{\text {SOD2 }}$ | -6 |  | 0 | ns |  |
|  | at 4.096 Mbps | $\mathrm{t}_{\text {SOD4 }}$ | -6 |  | 0 | ns |  |
|  | at 8.192 Mbps | $\mathrm{t}_{\text {SOD8 }}$ | -6 |  | 0 | ns |  |
|  | at 16.384 Mbps | $\mathrm{t}_{\text {SOD16 }}$ | -6 |  | 0 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps


Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

## AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS/GCI-Bus Output Tristate Timing

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Test Conditions* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | STio Delay - Active to High-Z | ${ }^{\text {t }}$ Z | $\begin{aligned} & -2 \\ & -3 \\ & -8 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 7 \\ & 0 \end{aligned}$ |  | Master Mode Multiplied Slave Mode Divided Slave Mode |
| 2 | STio Delay - High-Z to Active | $\mathrm{t}_{\mathrm{ZD}}$ | $\begin{aligned} & -2 \\ & -3 \\ & -8 \end{aligned}$ |  | $\begin{aligned} & \hline 8 \\ & 7 \\ & 0 \end{aligned}$ | ns <br> ns ns | Master Mode Multiplied Slave Mode Divided Slave Mode |
| 3 | Output Drive Enable (ODE) Delay - High-Z to Active <br> CKi @ 4.096 MHz <br> CKi @ 8.192 MHz <br> CKi @ 16.384 MHz | $\mathrm{t}_{\text {ZD_ODE }}$ |  |  | $\begin{gathered} 77 \\ 260 \\ 138 \\ 77 \end{gathered}$ | ns <br> ns <br> ns <br> ns | Master or Multiplied Slave Mode <br> Divided Slave Mode |
| 4 | Output Drive Enable (ODE) Delay - Active to High-Z <br> CKi @ 4.096 MHz <br> CKi @ 8.192 MHz <br> CKi @ 16.384 MHz | $t_{\text {DZ_ODE }}$ |  |  | $\begin{gathered} 77 \\ 260 \\ 138 \\ 77 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | Master or Multiplied Slave Mode <br> Divided Slave Mode |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

* Test condition is $R_{L}=1 \mathrm{k}, C_{L}=30 \mathrm{pF}$; high impedance is measured by pulling to the appropriate rail with $\mathrm{R}_{\mathrm{L}}$, with timing corrected to cancel the time taken to discharge $C_{L}$.


Figure 39 - Serial Output and External Control


Figure 40 - Output Drive Enable (ODE)

AC Electrical Characteristics ${ }^{\dagger}$ - Slave Mode Input/Output Frame Boundary Alignment

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Input and Output Frame Offset in <br> Divided Slave with CKi mode | $\mathrm{t}_{\mathrm{FBOS}}$ | 5 |  | 13 | ns |  |
| 2 | Input and Output Frame Offset in <br> Multiplied Slave | $\mathrm{t}_{\mathrm{FBOS}}$ | 2 |  | 10 | ns | Input reference jitter is <br> equal to zero. |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 41 - Input and Output Frame Boundary Offset


Figure 42 - FPoO and CKoO or FPo3 and CKo3 (4.096 MHz) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo0 Output Pulse Width | $\mathrm{t}_{\text {fPW0 }}$ | 239 | 244 | 249 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo0 Output Delay from the FPo0 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODFO }}$ | 117 |  | 127 | ns |  |
| 3 | FPo0 Output Delay from the output frame boundary to the FPoO rising edge | $\mathrm{t}_{\text {FODRO }}$ | 117 |  | 127 | ns |  |
| 4 | CKo0 Output Clock Period | $\mathrm{t}_{\text {CKP0 }}$ | 239 | 244 | 249 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo0 Output High Time | $\mathrm{t}_{\text {CKHO }}$ | 117 |  | 127 | ns |  |
| 6 | CKo0 Output Low Time | $\mathrm{t}_{\text {CKLO }}$ | 117 |  | 127 | ns |  |
| 7 | CKo0 Output Rise/Fall Time | $\mathrm{t}_{\text {rCKo }}, \mathrm{t}_{\text {fCKO }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - FPo 0 and CKoO or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo0 Output Pulse Width | $\mathrm{t}_{\text {FPWO }}$ | 218 | 244 | 270 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo0 Output Delay from the FPo0 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODFO }}$ | 117 |  | 127 | ns |  |
| 3 | FPo0 Output Delay from the output frame boundary to the FPoO rising edge | $\mathrm{t}_{\text {FODRO }}$ | 97 |  | 146 | ns |  |
| 4 | CKo0 Output Clock Period | $\mathrm{t}_{\text {CKP0 }}$ | 218 | 244 | 270 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo0 Output High Time | $\mathrm{t}_{\text {CKHO }}$ | 117 |  | 127 | ns |  |
| 6 | CKo0 Output Low Time | $\mathrm{t}_{\text {CKLO }}$ | 97 |  | 146 | ns |  |
| 7 | CKo0 Output Rise/Fall Time | $\mathrm{trCKO}^{\text {, }}$ t fCKO |  |  | 5 | ns |  |

[^2]

Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo1 Output Pulse Width | $t_{\text {FPW1 }}$ | 117 | 122 | 127 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo1 Output Delay from the FPo1 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF1 }}$ | 56 |  | 66 | ns |  |
| 3 | FPo1 Output Delay from the output frame boundary to the FPo1 rising edge | $\mathrm{t}_{\text {FODR1 }}$ | 56 |  | 66 | ns |  |
| 4 | CKo1 Output Clock Period | $\mathrm{t}_{\text {CKP1 }}$ | 117 | 122 | 127 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo1 Output High Time | $\mathrm{t}_{\text {CKH1 }}$ | 56 |  | 66 | ns |  |
| 6 | CKo1 Output Low Time | $\mathrm{t}_{\text {CKL1 }}$ | 56 |  | 66 | ns |  |
| 7 | CKo1 Output Rise/Fall Time | $\mathrm{trCK1}, \mathrm{t}_{\text {fCK1 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo1 Output Pulse Width | $\mathrm{t}_{\text {FPW1 }}$ | 106 | 122 | 127 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo1 Output Delay from the FPo1 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF1 }}$ | 56 |  | 66 | ns |  |
| 3 | FPo1 Output Delay from the output frame boundary to the FPo1 rising edge | $\mathrm{t}_{\text {FODR1 }}$ | 46 |  | 66 | ns |  |
| 4 | CKo1 Output Clock Period | $\mathrm{t}_{\text {CKP1 }}$ | 106 | 122 | 148 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo1 Output High Time | $\mathrm{t}_{\text {CKH } 1}$ | 46 |  | 87 | ns |  |
| 6 | CKo1 Output Low Time | $\mathrm{t}_{\text {CKL1 }}$ | 46 |  | 87 | ns |  |
| 7 | CKo1 Output Rise/Fall Time | $\mathrm{t}_{\text {CKK1 }}, \mathrm{t}_{\text {fCK1 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo2 Output Pulse Width | $\mathrm{t}_{\text {FPW2 }}$ | 56 | 61 | 66 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo2 Output Delay from the FPo2 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF2 }}$ | 25 |  | 36 | ns |  |
| 3 | FPo2 Output Delay from the output frame boundary to the FPo2 rising edge | $\mathrm{t}_{\text {FODR2 }}$ | 25 |  | 36 | ns |  |
| 4 | CKo2 Output Clock Period | $\mathrm{t}_{\mathrm{CKP2}}$ | 56 | 61 | 66 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo2 Output High Time | $\mathrm{t}_{\text {CKH2 }}$ | 25 |  | 36 | ns |  |
| 6 | CKo2 Output Low Time | $\mathrm{t}_{\text {CKL2 }}$ | 25 |  | 36 | ns |  |
| 7 | CKo2 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{CCK} 2}, \mathrm{t}_{\text {fCK2 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo2 Output Pulse Width | $\mathrm{t}_{\text {FPW2 }}$ | 56 | 61 | 66 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo2 Output Delay from the FPo2 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF2 }}$ | 25 |  | 36 | ns |  |
| 3 | FPo2 Output Delay from the output frame boundary to the FPo2 rising edge | $\mathrm{t}_{\text {FODR2 }}$ | 25 |  | 36 | ns |  |
| 4 | CKo2 Output Clock Period | $\mathrm{t}_{\text {CKP2 }}$ | 47 | 61 | 76 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo2 Output High Time | $\mathrm{t}_{\text {CKH2 }}$ | 17 |  | 43 | ns |  |
| 6 | CKo2 Output Low Time | $\mathrm{t}_{\text {CKL2 }}$ | 17 |  | 43 | ns |  |
| 7 | CKo2 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{rCK} 2}, \mathrm{t}_{\text {fCK2 }}$ |  |  | 5 | ns |  |

[^3]$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - FPo3 and CKo3 ( 32.768 MHz ) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo3 Output Pulse Width | $\mathrm{t}_{\text {FPW }}$ | 27 | 30.5 | 34 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo3 Output Delay from the FPo3 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF3 }}$ | 10 |  | 18 | ns |  |
| 3 | FPo3 Output Delay from the output frame boundary to the FPo3 rising edge | $\mathrm{t}_{\text {FODR3 }}$ | 10 |  | 21 | ns |  |
| 4 | CKo3 Output Clock Period | $\mathrm{t}_{\mathrm{CKP} 3}$ | 27 | 30.5 | 34 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo3 Output High Time | $\mathrm{t}_{\text {CKH3 }}$ | 12 |  | 19 | ns |  |
| 6 | CKo3 Output Low Time | $\mathrm{t}_{\mathrm{CKL} 3}$ | 12 |  | 19 | ns |  |
| 7 | CKo3 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{rCK} 3}, \mathrm{t}_{\text {fCK3 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics ${ }^{\dagger}$ - $\mathrm{FPo3}$ and CKo3 ( $\mathbf{3 2 . 7 6 8} \mathbf{M H z )}$ ) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi

|  | Characteristic | Sym. | Min. | Typ. ${ }^{\ddagger}$ | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo3 Output Pulse Width | $\mathrm{t}_{\text {FPW }}$ | 27 | 30.5 | 34 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo3 Output Delay from the FPo3 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF3 }}$ | 12 |  | 19 | ns |  |
| 3 | FPo3 Output Delay from the output frame boundary to the FPo3 rising edge | $\mathrm{t}_{\text {FODR3 }}$ | 12 |  | 19 | ns |  |
| 4 | CKo3 Output Clock Period | $\mathrm{t}_{\text {CKP3 }}$ | 17 | 30.5 | 44 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 5 | CKo3 Output High Time | $\mathrm{t}_{\text {CKH3 }}$ | 5 |  | 32 | ns |  |
| 6 | CKo3 Output Low Time | $\mathrm{t}_{\text {CKL3 }}$ | 12 |  | 18 | ns |  |
| 7 | CKo3 Output Rise/Fall Time | $\mathrm{t}_{\text {CCK3 }}, \mathrm{t}_{\text {fCK3 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

AC Electrical Characteristics ${ }^{\dagger}$ - CKo4 ( 1.544 MHz ) Timing (Only when DPLL is active)

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo4 Output Clock Period | $\mathrm{t}_{\text {CKP4 }}$ | 645 |  | 650 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | CKo4 Output High Time | $\mathrm{t}_{\mathrm{CKH} 4}$ | 320 |  | 327 | ns |  |
| 3 | CKo4 Output Low Time | $\mathrm{t}_{\mathrm{CKL4}}$ | 320 |  | 327 | ns |  |
| 4 | CKo4 Output Rise/Fall Time | $\mathrm{t}_{\mathrm{CCK} 4}, \mathrm{t}_{\mathrm{fCK} 4}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics ${ }^{\dagger}$ - CKo4 ( 2.048 MHz ) Timing (Only when DPLL is active)

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo4 Output Clock Period | $\mathrm{t}_{\text {CKP4 }}$ | 485 |  | 492 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | CKo4 Output High Time | $\mathrm{t}_{\text {CKH4 }}$ | 241 |  | 247 | ns |  |
| 3 | CKo4 Output Low Time | $\mathrm{t}_{\text {CKL4 }}$ | 241 |  | 247 | ns |  |
| 4 | CKo4 Output Rise/Fall Time | $\mathrm{t}_{\text {CCK4 }}, \mathrm{t}_{\text {fCK4 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.


Figure 47 - CKo5 Timing Diagram

AC Electrical Characteristics ${ }^{\dagger}$ - CKo5 ( 19.44 MHz ) Timing (Only when DPLL is active)

|  | Characteristic | Sym. | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPo5 Output Pulse Width | $\mathrm{t}_{\text {FPW5 }}$ | 49 |  | 55 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| 2 | FPo5 Output Delay from the FPo5 falling edge to the output frame boundary | $\mathrm{t}_{\text {FODF5 }}$ | 22 |  | 28 | ns |  |
| 3 | FPo5 Output Delay from the output frame boundary to the FPo5 rising edge | $\mathrm{t}_{\text {FODR5 }}$ | 21 |  | 32 | ns |  |
| 4 | CKo5 Output Clock Period | $\mathrm{t}_{\text {CKP5 }}$ | 50 |  | 53 | ns |  |
| 5 | CKo5 Output High Time | $\mathrm{t}_{\text {CKH5 }}$ | 23 |  | 27 | ns |  |
| 6 | CKo5 Output Low Time | $\mathrm{t}_{\text {CKL5 }}$ | 24 |  | 28 | ns |  |
| 7 | CKo5 Output Rise/Fall Time | $\mathrm{t}_{\text {CCK5 }}, \mathrm{t}_{\text {fCK5 }}$ |  |  | 5 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics ${ }^{\dagger}$ - REF0-3 Reference Input to CKo Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $^{\ddagger}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Minimum input pulse width high or low | $\mathrm{t}_{\mathrm{RPMIN}}$ | 16 |  | ns | $1,2,3,16$ |
| 2 | Input rise or fall time | $\mathrm{t}_{\mathrm{IR},(\mathrm{or}} \mathrm{t}_{\mathrm{IF})}$ |  | 5 | ns |  |
| 3 | Input to CKo0 output delay (no input jitter) with | $\mathrm{t}_{\mathrm{RD}}$ |  |  | ns |  |
|  | reference |  |  |  |  |  |
|  | $8 \mathrm{k}, 2 \mathrm{M}, 4 \mathrm{M}, 8 \mathrm{M}$ and 16 MHz |  | -7 | 0 |  |  |
|  | 1.544 MHz |  | 6 | 15 |  |  |
|  | 19.44 MHz | -10 | -2 |  |  |  |

[^4]

Figure 48-REF0-3 Reference Input/Output Timing

AC Electrical Characteristics ${ }^{\dagger}$ - Master Mode Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $^{\ddagger}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo0 to CKo1 (8.192 MHz) delay | $\mathrm{t}_{\mathrm{C} 1 \mathrm{D}}$ | -1 | 2 | ns | $1-5,16$ |
| 2 | CKo0 to CKo2 (16.384 MHz) delay | $\mathrm{t}_{\mathrm{C} 2 \mathrm{D}}$ | -1 | 3 | ns |  |
| 3 | CKo0 to CKo3 <br> $(32.768 ~ M H z / 16.384 ~ M H z / 8.192 ~ M H z / 4.096 ~ M H z) ~$ <br> delay <br> $\mathrm{t}_{\mathrm{C} 3 \mathrm{D}}$ | -4 | 0 | ns |  |  |
| 4 | CKo0 to CKo4 delay <br> 2.048 MHz | $\mathrm{t}_{\mathrm{C} 4 \mathrm{D}}$ |  |  |  |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 133
AC Electrical Characteristics ${ }^{\dagger}$ - Divided Slave Mode Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $^{\ddagger}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo0 to CKo1 (8.192 MHz) delay | $\mathrm{t}_{\mathrm{C} 1 \mathrm{D}}$ | -1 | 2 | ns | $1-5,16$ |
| 2 | CKo0 to CKo2 (16.384 MHz) delay | $\mathrm{t}_{\mathrm{C} 2 \mathrm{D}}$ | -1 | 3 | ns |  |
| 3 | CKo0 to CKo3 <br> $(32.768 ~ M H z / 16.384 ~ M H z / 8.192 ~ M H z / 4.096 ~ M H z) ~$ <br> delay | $\mathrm{t}_{\mathrm{C} 3 \mathrm{D}}$ | -2 | 2 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 133
AC Electrical Characteristics ${ }^{\dagger}$ - Multiplied Slave Mode Output Timing

|  | Characteristic | Sym. | Min. | Max. | Units | Notes $^{\ddagger}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | CKo0 to CKo1 (8.192 MHz) delay | $\mathrm{t}_{\mathrm{C} 1 \mathrm{D}}$ | -1 | 2 | ns | $1-5,16$ |
| 2 | CKo0 to CKo2 (16.384 MHz) delay | $\mathrm{t}_{\mathrm{C} 2 \mathrm{D}}$ | -1 | 3 | ns |  |
| 3 | CKo0 to CKo3 <br> $(32.768 ~ M H z / 16.384 ~ M H z / 8.192 ~ M H z / 4.096 ~ M H z) ~$ <br> delay | $\mathrm{t}_{\mathrm{C} 3 \mathrm{D}}$ | -1 | 3 | ns |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 133


Figure 49 - Output Timing (ST-BUS Format)

## DPLL Performance Characteristics ${ }^{\dagger}$ - Accuracy \& Switching

|  | Characteristics | Min. | Max. | Units | Conditions/Notes $^{\ddagger}$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Freerun Mode accuracy | -0.003 | 0 | ppm | $1,5,7$ |
| 2 | Initial Holdover Frequency Stability | -0.03 | 0.03 | ppm | $1,4,8$ |
| 3 | Pull-in/Hold-in range (Stratum 3) | -20 | 20 | ppm | $1,3,7,9$ |
| 4 | Reference Far Hysteresis Limit (Stratum 3) | -11.4 | 11.4 | ppm | $1,3,7,9,15$ |
| 5 | Reference Near Hysteresis Limit (Stratum 3) | -9.8 | 9.8 | ppm |  |
| 6 | Output phase continuity for reference switch ${ }^{1}$ |  | 31 | ns | 15 |
| 7 | Normal output phase alignment speed (phase slope) |  | 56 | $\mu \mathrm{~s} / \mathrm{s}$ | 10 |
| 8 | Normal Phase lock time ${ }^{2}$ |  | 60 | s | $1,3,7,9,10,12$ |
| 9 | Fast phase lock time |  | 1 | s | $1,3,7,9,10,11,12$ |

1. Reference switching to normal, holdover, or freerun mode
2. -4.6 to +4.6 ppm locking
$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ See "Performance Characteristics Notes" on page 133

DPLL Performance Characteristics ${ }^{\dagger}$ - Output Jitter Generation (Unfiltered except for CKo5)

|  | Characteristics | Typ. ${ }^{\ddagger}$ | Units | Conditions/Notes* |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Jitter at CKoO and CKo3 (4.096 MHz) | 810 | ps-pp | 1-6,16 |
| 2 | Jitter at CKo1 and CKo3 (8.192 MHz) | 800 | ps-pp |  |
| 3 | Jitter at CKo2 and CKo3 (16.384 MHz) | 710 | ps-pp |  |
| 4 | Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz ) | 670 | ps-pp |  |
| 5 | $\begin{aligned} & \text { Jitter at CKo4 (1.544 MHz or } 2.048 \mathrm{MHz} \text { ) } \\ & 1.544 \mathrm{MHz} \\ & 2.048 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 1060 \\ 630 \end{gathered}$ | $\begin{aligned} & \text { ps-pp } \\ & \text { ps-pp } \end{aligned}$ |  |
| 6 | $\begin{aligned} & \text { Jitter at CKo5 (19.44 MHz) } \\ & \text { unfiltered jitter } \\ & 500 \mathrm{~Hz}-1.3 \mathrm{MHz} \text { jitter } \\ & 65 \mathrm{kHz}-1.3 \mathrm{MHz} \text { jitter } \\ & 12 \mathrm{kHz}-1.3 \mathrm{MHz} \text { jitter } \end{aligned}$ | $\begin{aligned} & 770 \\ & 540 \\ & 460 \\ & 510 \end{aligned}$ | ps-pp <br> ps-pp <br> ps-pp <br> ps-pp |  |

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* See "Performance Characteristics Notes" on page 133.


## Performance Characteristics Notes

$\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} \text { _CORE }}$ at 1.8 V and $\mathrm{V}_{\mathrm{DD} \_1}$ at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

1. Jitter on master clock input (XIN) is 100 ps pp or less.
2. Jitter on reference input (REFO-3) is 2 ns pp or less.
3. Normal Mode selected.
4. Holdover Mode selected.
5. Freerun Mode selected.
6. Jitter is measured without an output filter.
7. Accuracy of master clock input (XIN) is 0 ppm .
8. Accuracy of master clock input (XIN) is 100 ppm .
9. Capture range is programmed to $+/-20 \mathrm{ppm}$; inaccuracy of XIN shifts this range.
10. Phase alignment speed (phase slope) is programmed to $7 \mathrm{~ns} / 125 \mu \mathrm{~s}$.
11. Fast lock is enabled.
12. Low pass filter is programmed to 1.9 Hz .
13. Applies to all programmable low pass filter selections of 1.9 Hz and above.
14. Any input reference switch or state switch (e.g.; REF0 to REF3, Normal to Holdover, etc.).
15. Auto-holdover is programmed to $9.913 \mathrm{ppm} \& 11.287 \mathrm{ppm}$.
16. 30 pF load on output pin.


| DIMENSION | MIN | MAX |
| :---: | :---: | :---: |
| $A$ | 1.42 | 1.80 |
| $A 1$ | 0.30 | 0.50 |
| $A 2$ | 0.85 |  |
| REF |  |  |
| $D$ | 16.80 | 17.20 |
| $D 1$ | 14.80 | 15.20 |
| $E$ | 16.80 | 17.20 |
| $E 1$ | 14.80 | 15.20 |
| $b$ | 0.40 | 0.60 |
| $e$ | 1.00 |  |
| N | 256 |  |
| Conforms to JEDEC MS-034 |  |  |



SIDE VIEW

NOTES: -

1. Controlling dimensions are in MM.
2. Seating plane is defined by the spherical crown of the solder balls.
3. Not to scale.
4. $N$ is the number of solder balls
5. Substrate thickness is 0.36 MM .



| Symbol | Control Dimensions in millimetres |  | Altern. Dimensions in inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | - | 1.60 | - | 0.063 |
| A 1 | 0.05 | 0.15 | 0.002 | 0.006 |
| A2 | 1.35 | 1.45 | 0.053 | 0.057 |
| D | 30.00 BSC |  | 1.181 BSC |  |
| D1 | 28.00 日SC |  | 1.102 BSC |  |
| E | 30.00 BSC |  | 1.181 BSC |  |
| E1 | 28.00 BSC |  | 1.102 BSC |  |
| L | 0.45 | 0.75 | 0.018 | 0.029 |
| e | 0.40 BSC |  | 0.016 BSC |  |
| $b$ | 0.13 | 0.23 | 0.005 | 0.009 |
| c | 0.09 | 0.20 | 0.003 | 0.008 |
|  | Pin features |  |  |  |
| N | 256 |  |  |  |
| ND | 64 |  |  |  |
| NE | 64 |  |  |  |
| NOTE | SQUARE |  |  |  |

Conforms to JEDEC MS-026 BJC Iss.

Notes:

1. Pin 1 indicator may be a corner chamfer, dot or both, located within a zone of dimension E1/4 $x$ D1/4 from the index corner
2. All dimensioning and tolerancing conform to ANSI Y14.5-1982.
3. Dimensions D1 and E1 do not include mold protrusion - allowable mold protrusion is 0.254 mm on D 1 and E1 dimensions.
4. " $N$ " is the total number of terminals
5. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package
6. Dimension $b$ does not include Dambar protrusion.
7. Controlling Dimensions are in Millimeter
8. A1 is defined as the distance from the seating plane to the lowest point of the package body
(C) Zarlink Semiconductor 2003 All rights reserved

| ISSUE | 1 | 2 | 3 | 4 |
| :--- | :---: | :---: | :---: | :---: |
| ACN | 214172 | 214382 |  |  |
| DATE | 27Mar03 | 12June03 |  |  |
| APPRD. |  |  |  |  |



ZARLINK
SEMICONDUCTOR

|  | Package Code QC |
| :---: | :--- |
| Previous package codes | Package Outline for 256 lead <br> LQFP (28 $\times 28 \times 1.4 \mathrm{~mm})$ <br> $2.0 m m$ Footprint |
| $G P \square \cap 0837$ |  |

## For more information about all Zarlink products visit our Web Site at

 www.zarlink.comInformation relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $I^{2} \mathrm{C}$ components conveys a licence under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent rights to use these components in and $\mathrm{I}^{2} \mathrm{C}$ System, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.


[^0]:    $\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

[^1]:    $\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
    $\ddagger$ See "Performance Characteristics Notes" on page 133.

[^2]:    $\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
    $\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

[^3]:    $\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.

[^4]:    $\dagger$ Characteristics are over recommended operating conditions unless otherwise stated.
    $\ddagger$ See "Performance Characteristics Notes" on page 133

