SCAS416L - MARCH 1994 - REVISED FEBRUARY 2004

DGG OR DL PACKAGE

Member of	the	Texas	Instruments
Widebus™	Fam	nily	

- Max t_{pd} of 5.8 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17

description/ordering information

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails. B port has V_{CCB} , which is set to operate at 3.3 V and 5 V. A port has V_{CCA} , which is set to operate at 2.5 V and 3.3 V. This allows for translation from a 2.5-V to a 3.3-V environment, and vice versa, or from a 3.3-V to a 5-V environment, and vice versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses.

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

(TOP VIEW)								
1DIR [1B1 [1B2 [GND [1B3 [1B4 [(3.3 V, 5 V) V _{CCB} [1B5 [GND [1B7 [1B8 [2B1 [2B2 [GND [1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	48] 10E 47] 1A1 46] 1A2 45] GND 44] 1A3 43] 1A4 42] V _{CCA} (2.5 V, 3.3 V) 41] 1A5 40] 1A6 39] GND 38] 1A7 37] 1A8 36] 2A1 35] 2A2 34] GND						
GND [1B7 [1B8 [2B1 [2B2 [GND [2B3 [2B4 [(3.3 V, 5 V) V _{CCB} [2B5 [2B6 [GND [10 11 12 13 14 15 16 17 18 19 20 21 22 23	39 GND 38 147 37 148 36 241 35 242						

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING			
	CCOD DI	Tube of 25	SN74ALVC164245DL	ALV/0404045			
	SSOP – DL	Reel of 1000	SN74ALVC164245DLR	ALVC164245			
4000 1- 0500		Reel of 2000	SN74ALVC164245DGGR	ALV/0404045			
−40°C to 85°C	TSSOP – DGG	Reel of 250	SN74ALVC164245DGGT	ALVC164245			
	VFBGA – GQL	D 1 (4000	SN74ALVC164245KR	V0.40.45			
	VFBGA – ZQL (Pb-free) Reel of 1000		74ALVC164245ZQLR	VC4245			

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 8-bit section)

	(cacil o-bit section)						
INP	UTS						
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

GQL OR ZQL PACKAGE (TOP VIEW)




terminal assignments


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	VCCB	VCCA	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Ε	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	VCCB	VCCA	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>OE</mark>

NC - No internal connection

logic diagram (positive logic)







To Seven Other Channels

Pin numbers shown are for the DGG and DL packages.

SCAS416L - MARCH 1994 - REVISED FEBRUARY 2004

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 5 V and V_{CCA} at 3.3 V (unless otherwise noted)[†]

Supply voltage range: V _{CCA}	
V _{CCB}	0.5 V to 6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O port A (see Note 2)	\dots -0.5 V to V _{CCA} + 0.5 V
I/O port B (see Note 1)	$-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
GQL/ZQL package	42°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions for V_{CCB} at 3.3 V and 5 V (see Note 4)

			MIN	MAX	UNIT
VCCB	Supply voltage		3	5.5	V
VIH	High-level input voltage		2		V
.,	Laurianal iamut valtana	V _{CCB} = 3 V to 3.6 V		0.7	.,
V _{IL}	Low-level input voltage	V _{CCB} = 4.5 V to 5.5 V		0.8	V
VIA	Input voltage		0	VCCB	V
VOB	Output voltage	Output voltage		VCCB	V
loh	High-level output current			-24	mA
lOL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall	rate		10	ns/V
TA	Operating free-air temper	ature	-40	85	°C

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS416L - MARCH 1994 - REVISED FEBRUARY 2004

recommended operating conditions for V_{CCA} at 2.5 V and 3.3 V (see Note 4)

			MIN	MAX	UNIT
VCCA	Supply voltage		2.3	3.6	V
.,	High level inner college	V _{CCA} = 2.3 V to 2.7 V			.,
VIH	High-level input voltage	V _{CCA} = 3 V to 3.6 V	2		V
.,	Law laval input valta na	V _{CCA} = 2.3 V to 2.7 V		0.7	V
V _{IL}	Low-level input voltage	V _{CCA} = 3 V to 3.6 V		0.8	V
VIB	Input voltage		0	VCCA	V
VOA	Output voltage		0	VCCA	V
	High level cutout current	V _{CCA} = 2.3 V		-18	A
ІОН	High-level output current	V _{CCA} = 3 V		-24	mA
	Law bank adapt compat	V _{CCA} = 2.3 V		18	4
lOL	Low-level output current	V _{CCA} = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range for V_{CCA} = 2.7 V to 3.6 V and V_{CCB} = 4.5 V to 5.5 V (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	VCCA	V _{CCB}	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu A$	2.7 V to 3.6 V		VCC-0.	2			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1- A)	10	2.7 V		2.2			.,	
V _{OH} (B	to A)	I _{OH} = -12 mA	3 V		2.4			V	
		I _{OH} = -24 mA	3 V		2				
		400 4		4.5 V	4.3				
	(- D)	IOH = -100 μA		5.5 V	5.3			.,	
V _{OH} (A	to B)			4.5 V	3.7			V	
		$I_{OH} = -24 \text{ mA}$		5.5 V	4.7				
		I _{OL} = 100 μA	2.7 V to 3.6 V				0.2	2	
V _{OL} (B to A)		I _{OL} = 12 mA	2.7 V				0.4	V	
		I _{OL} = 24 mA	3 V				0.55		
\ / /A	(- D)	I _{OL} = 100 μA		4.5 V to 5.5 V			0.2	V	
V _{OL} (A	to B)	I _{OL} = 24 mA		4.5 V to 5.5 V			0.55	V	
II	Control inputs	$V_I = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V			±5	μΑ	
loz [‡]	A or B ports	VO = VCCA/VCCB or GND	3.6 V	5.5 V			±10	μΑ	
Icc		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	5.5 V	5.5 V			40	μΑ	
ΔlCC§		One input at V _{CCA} /V _{CCB} – 0.6 V, Other inputs at V _{CCA} /V _{CCB} or GND	3 V to 3.6 V	4.5 V to 5.5 V			750	μΑ	
Ci	Control inputs	$V_I = V_{CCA}/V_{CCB}$ or GND	3.3 V	5 V		6.5		pF	
C _{io}	A or B ports	$V_O = V_{CCA}/V_{CCB}$ or GND	3.3 V	3.3 V		8.5		pF	

[†] Typical values are measured at V_{CCA} = 3.3 V and V_{CCB} = 5 V, T_A = 25°C.



[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated VCC.

SCAS416L - MARCH 1994 - REVISED FEBRUARY 2004

electrical characteristics over recommended operating free-air temperature range for V_{CCA} = 2.3 V to 2.7 V and V_{CCB} = 3 V to 3.6 V (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCA} -0.2			
V _{OH} (E	3 to A)	$I_{OH} = -8 \text{ mA}$	2.3 V	3 V to 3.6 V	1.7		V	
I _{OZ} † A or B ports	I _{OH} = -12 mA	2.7 V	3 V to 3.6 V	1.8				
\//A	\ to D\	I _{OH} = -100 μA	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCB} -0.2			
VOH (A	4 to B)	I _{OH} = -18 mA	2.3 V to 2.7 V	3 V	2.2		V	
V (D	\ (- A \	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V		0.2	2 V	
AOF (R	s to A)	I _{OL} = 12 mA	2.3 V	3 V to 3.6 V	0.6		V	
\/ /A	(- D)	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V		0.2	.,	
VOL (A	(to B)	I _{OL} = 18 mA	2.3 V	3 V		0.55	V	
II	Control inputs	V _I = V _{CCA} /V _{CCB} or GND	2.3 V to 2.7 V	3 V to 3.6 V		±5	μΑ	
loz†	A or B ports	$V_O = V_{CCA}/V_{CCB}$ or GND	2.3 V to 2.7 V	3 V to 3.6 V		±10	μΑ	
ICC		V _I = V _{CCA} /V _{CCB} or GND, I _O = 0	2.3 V to 2.7 V	3 V to 3.6 V		20	μΑ	
∆lcc [‡]		One input at V _{CCA} /V _{CCB} – 0.6 V, Other inputs at V _{CCA} /V _{CCB} or GND	2.3 V to 2.7 V	3 V to 3.6 V		750	μΑ	

[†] For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1-4)

			V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCA} = 2.5 V ± 0.2 V	V _{CCA} = 2.7 V	V _{CCA} = 3.3 V ± 0.3 V		UNIT
			MIN MAX	MIN MAX	MIN	MAX	
4 .	А	В	7.6	5.9	1	5.8	20
^t pd	В	Α	7.6	6.7	1.2	5.8	ns
t _{en}	OE	В	11.5	9.3	1	8.9	ns
^t dis	ŌĒ	В	10.5	9.2	2.1	9.5	ns
t _{en}	ŌE	А	12.3	10.2	2	9.1	ns
^t dis	ŌE	А	9.3	9	2.9	8.6	ns

operating characteristics, T_A = 25°C

					V _{CCB} = 3.3 V	V _{CCB} = 5 V		
	PARAMETER		TEST CONDITIONS		V _{CCA} = 2.5 V	V _{CCA} = 3.3 V	UNIT	
					TYP	TYP		
	Power dissipation capacitance	Outputs enabled (B)	C: _ E0 pE	10 MU-	55	56		
		Outputs disabled (B)	$C_L = 50 \text{ pF}, f =$	= 10 10172	27	6		
C _{pd}		Outputs enabled (A)	C. F0.pF 4	(40 MH-	118	56	pF	
		Outputs disabled (A)	$C_L = 50 \text{ pr}, f = 10 \text{ MHz}$		$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$		58	6



[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated V_{CC}.

SCAS416L - MARCH 1994 - REVISED FEBRUARY 2004

power-up considerations†


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie $\overline{\text{OE}}$ to V_{CCA} with a pullup resistor so that it ramps with V_{CCA} .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA}. Otherwise, keep DIR low.


† Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.



PARAMETER MEASUREMENT INFORMATION V_{CCA} = 2.5 V \pm 0.2 V TO V_{CCB} = 3.3 V \pm 0.3 V



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{CCB} = 6 V
tPHZ/tPZH	GND




NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f\leq$ 2 ns. $t_f\leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$ TO $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$



TEST	S 1
tpd	Open
tpLZ/tpZL	2×V _{CCA}
tpHZ/tpZH	GND




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r\leq$ 2 ns. $t_f\leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ TO $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \, \Omega$, $t_f \leq 2.5 \, \text{ns}$, $t_f \leq 2.5 \, \text{ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CCB} = 5 V \pm 0.5 V TO V_{CCA} = 2.7 V AND 3.3 V \pm 0.3 V




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzl and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated