ASSP for Power Supply Applications (Secondary Battery)

DC/DC Converter IC for Charging Li-ion Battery

MB39A113

■ DESCRIPTION

MB39A113 is a DC/DC converter IC of pulse width modulation (PWM) type for charging, capable of independently controlling the output voltage and output current. MB39A113 is suitable for down conversion.

MB39A113 can dynamically control the charge current of the secondary battery, to keep the power constant by detecting a voltage drop in an AC adapter (dynamically-controlled charging).


MB39A113 can easily set the charge current value, making it ideal for use as a built-in charging device in products such as notebook PC.

■ FEATURES

- · Built-in dual constant-current control circuits
- Analog control of charge current is possible. (+INE1 and +INE2 terminals)
- Built-in AC adapter detection function (fixing the output in the off state when the VCC voltage is lower than the battery voltage + 0.2 V)
- Possible to prevent mis-detecting of fully-charged state by constant-voltage control state detection function (CVM terminal)
- Built-in overvoltage detection function of charge-voltage (OVP terminal)

(Continued)

■ PACKAGE





(Continued)

• Wide range of operating power-supply voltage : 8 V to 25 V

• Output voltage setting accuracy : \pm 0.74% (Ta = -10 °C to + 85 °C)

 \bullet Built-in high accuracy current detection amplifier : $\pm\,5\%$ (At the input voltage difference of 100 mV) ,

± 15% (At the input voltage difference of 20 mV)

• Output voltage setting resistor is open to enable prevention of invalidity current at IC standby. ($Icc = 0 \mu A Typ$)

• Oscillation frequency range : 100 kHz to 500 kHz


• Built-in current detection amplifier with wide in-phase input voltage range: 0 V to Vcc

• Built-in soft-start function independent of loads

• Built-in standby current function : 0 μA (Typ)

• Built-in totem-pole output stage supporting P-channel MOS FETs devices


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

| Pin No. | Symbol | I/O | Description |
|---------|--------|-----|---|
| 1 | -INC2 | I | Current detection amplifier (Current Amp2) inverted input terminal |
| 2 | OUTC2 | 0 | Current detection amplifier (Current Amp2) output terminal |
| 3 | + INE2 | I | Error amplifier (Error Amp2) non-inverted input terminal |
| 4 | -INE2 | I | Error amplifier (Error Amp2) inverted input terminal |
| 5 | CVM | 0 | Open drain type output terminal of constant-voltage control state detection comparator (CV Comp.) |
| 6 | VREF | 0 | Reference voltage output terminal |
| 7 | FB12 | 0 | Error amplifier (Error Amp1, Error Amp2) output terminal |
| 8 | -INE1 | I | Error amplifier (Error Amp1) inverted input terminal |
| 9 | + INE1 | I | Error amplifier (Error Amp1) non-inverted input terminal |
| 10 | OUTC1 | 0 | Current detection amplifier (Current Amp1) output terminal |
| 11 | OUTD | 0 | With IC in standby mode, this terminal is set to Hi-Z to prevent loss of current through output voltage setting resistance. CTL terminal: Output "L" level at "H" level |
| 12 | -INC1 | I | Current detection amplifier (Current Amp1) inverted input terminal |
| 13 | + INC1 | ļ | Current detection amplifier (Current Amp1) non-inverted input terminal |
| 14 | CTL | I | Power supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode. |
| 15 | FB3 | 0 | Error amplifier (Error Amp3) output terminal |
| 16 | -INE3 | ļ | Error amplifier (Error Amp3) inverted input terminal |
| 17 | RT | _ | Triangular wave oscillation frequency setting resistor connection terminal |
| 18 | OVP | 0 | Open drain type output terminal of overvoltage detection comparator (OVComp.) |
| 19 | VH | 0 | Power supply terminal for FET drive circuit. (VH = VCC-6 V) |
| 20 | OUT | 0 | External FET gate drive terminal. |
| 21 | VCC | _ | Power supply terminal for reference power supply control circuit and output circuit |
| 22 | CS | _ | Soft-start capacitor connection terminal |
| 23 | GND | _ | Ground terminal |
| 24 | + INC2 | I | Current detection amplifier (Current Amp2) non-inverted input terminal |

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Rat | Unit | |
|----------------------|--------|---|------------|------|------|
| rarameter | Symbol | Conditions | Min | Max | Onit |
| Power supply voltage | Vcc | VCC terminal | _ | 28 | V |
| Output current | Іоит | _ | _ | 60 | mA |
| Peak output current | Іоит | $Duty \le 5\% \ (t = 1/fosc \times Duty)$ | | 700 | mA |
| Power dissipation | P□ | Ta ≤ +25 °C | _ | 740* | mW |
| Storage temperature | Тѕтс | _ | -55 | +125 | °C |

 $^{^*}$: The package are mounted on the dual-sided epoxy board (10 cm \times 10 cm) .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Sym- | Conditions | | Unit | | |
|------------------------------------|-------|---|------|-------|------|-------|
| raiametei | bol | Conditions | Min | Тур | Max | Oilit |
| Power supply voltage | Vcc | VCC terminal | 8 | | 25 | V |
| Reference voltage output current | IREF | _ | -1 | _ | 0 | mA |
| VH terminal output current | Ivн | _ | 0 | _ | 30 | mA |
| Input voltage | VINE | -INE1 to -INE3, + INE1, + INE2 terminal | 0 | | 5 | V |
| input voitage | VINC | + INC1, + INC2, -INC1, -INC2 terminal | 0 | | Vcc | V |
| CTL terminal input voltage | Vctl | _ | 0 | _ | 25 | V |
| Output current | Іоит | _ | -45 | | +45 | mA |
| Peak output current | Іоит | $Duty \le 5\% \ (t = 1/fosc \times Duty)$ | -600 | _ | +600 | mA |
| CVM terminal output voltage | Vсvм | _ | 0 | _ | 25 | V |
| CVM terminal output current | Ісум | _ | 0 | _ | 1 | mΑ |
| OVP terminal output voltage | Vovp | _ | 0 | _ | 25 | V |
| OVP terminal output current | lovp | _ | 0 | _ | 1 | mA |
| OUTD terminal output voltage | Voutd | _ | 0 | _ | 17 | V |
| OUTD terminal output current | Іоитр | _ | 0 | _ | 2 | mA |
| Oscillation frequency | fosc | _ | 100 | 300 | 500 | kHz |
| Timing resistor | R⊤ | _ | 27 | 47 | 130 | kΩ |
| Soft-start capacitor | Cs | _ | _ | 0.022 | 1.0 | μF |
| VH terminal capacitor | Сун | _ | _ | 0.1 | 1.0 | μF |
| Reference voltage output capacitor | Cref | _ | _ | 0.1 | 1.0 | μF |
| Operating ambient temperature | Ta | _ | -30 | +25 | +85 | °C |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)

| Parameter | | Sym- | Pin | Conditions | | Unit | | |
|--------------------------------------|---------------------------------------|-------------------|---------------|--|-------|---------|-------|-------|
| | | bol | No. | Conditions | Min | Typ Max | | Oilit |
| | Output voltage | V _{REF1} | 6 | Ta = +25 °C | 4.975 | 5.000 | 5.025 | V |
| Defense | Output voltage | V _{REF2} | 6 | Ta = -10 °C to +85 °C | 4.963 | 5.000 | 5.037 | V |
| Reference Voltage Block | Input stability | Line | 6 | VCC = 8 V to 25 V | _ | 3 | 10 | mV |
| [REF] | Load stability | Load | 6 | VREF = 0 mA to -1 mA | _ | 1 | 10 | mV |
| | Short-circuit output current | los | 6 | VREF = 1 V | -50 | -25 | -12 | mA |
| Under- Voltage (VCC) | Threshold voltage | VTLH | 6 | VREF = ↓ | 2.6 | 2.8 | 3.0 | V |
| Lockout Protection | Trii concid voltage | V _{THL} | 6 | VREF = 7 | 2.4 | 2.6 | 2.8 | V |
| Circuit Block [UVLO] | Hysteresis width | Vн | 6 | _ | _ | 0.2* | | V |
| Soft-start Block [SOFT] | Charge current | Ics | 22 | _ | -14 | -10 | -6 | μΑ |
| Triangular Wave | Oscillation frequency | fosc | 20 | $RT = 47 \text{ k}\Omega$ | 270 | 300 | 330 | kHz |
| Oscillator Block [OSC] | Frequency temperature stability | ∆f/fdt | 20 | $Ta = -30 ^{\circ}\text{C to} + 85 ^{\circ}\text{C}$ | _ | 1* | _ | % |
| | Input offset voltage | Vıo | 3, 4, 8, 9 | FB12 = 2 V | _ | 1 | 5 | mV |
| | Input bias current | lв | 3, 4, 8, 9 | _ | -100 | -30 | _ | nA |
| Error Amplifier | Voltage gain | Av | 7 | DC | _ | 100* | _ | dB |
| Block [Error Amp1, Error Amp2] | Frequency bandwidth | BW | 7 | AV = 0 dB | _ | 1.3* | | MHz |
| | Output voltage | V _{FBH} | 7 | _ | 4.8 | 5.0 | | V |
| | Output voltage | V _{FBL} | 7 | _ | | 8.0 | 0.9 | V |
| | Output source current | Isource | 7 | FB12 = 2 V | _ | -120 | -60 | μА |
| | Output sink current | Isink | 7 | FB12 = 2 V | 2.0 | 4.0 | — | mA |

^{*:} Standard design value

(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)

| | | Sym- | Pin | (VCC = 19 V, | | Value | , | Unit |
|------------------------------|-----------------------------------|------------------|------------------|---|-------|-------|---------|----------|
| ı | Parameter | bol | No. | Conditions | Min | | Typ Max | |
| | Input current | line | 16 | -INE3 = 0 V | -100 | -30 | _ | nA |
| | Voltage gain | Av | 15 | DC | | 100* | | dB |
| Error Amplifier | Frequency bandwidth | BW | 15 | AV = 0 dB | _ | 1.3* | _ | MHz |
| | | V _{FBH} | 15 | _ | 4.8 | 5.0 | | V |
| | Output voltage | V _{FBL} | 15 | _ | _ | 0.8 | 0.9 | V |
| | Output source current | | | FB3 = 2 V | _ | -120 | -60 | μΑ |
| | Output sink current | Isink | 15 | FB3 = 2 V | 2.0 | 4.0 | _ | mA |
| Block | | V _{TH1} | 16 | FB3 = 2 V, Ta = + 25 °C | 4.179 | 4.200 | 4.221 | V |
| [Error Amp3] | Threshold voltage | V _{TH2} | 16 | FB3 = 2 V, Ta = -10 °C to +85 °C | 4.169 | 4.200 | 4.231 | V |
| | OUTD terminal output leak current | ILEAK | 11 | OUTD = 17 V | | 0 | 1 | μΑ |
| | OUTD terminal output ON resistor | Ron | 11 | OUTD = 1 mA | | 35 | 50 | Ω |
| | Input offset voltage | Vio | 1, 12, 13, 24 | + INC1 = + INC2 = -INC1 = -INC2 = 3 V to VCC | -3 | | +3 | mV |
| | Input current | I+INCH | 13, 24 | + INC1 = + INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$ | _ | 20 | 30 | μΑ |
| | | I-INCH | 1, 12 | + INC1 = + INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$ | | 0.1 | 0.2 | μΑ |
| | | I+INCL | 13, 24 | + INC1 = + INC2 = 0 V, $\Delta V_{IN} = -100 \text{ mV}$ | -180 | -120 | _ | μΑ |
| | | I-INCL | 1, 12 | + INC1 = + INC2 = 0 V, $\Delta V_{IN} = -100 \text{ mV}$ | -195 | -130 | _ | μΑ |
| Current Detection | Current detection | Voutc1 | 2, 10 | + INC1 = + INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$ | 1.9 | 2.0 | 2.1 | ٧ |
| Amplifier Block | | Voutc2 | 2, 10 | + INC1 = + INC2 = 3 V to VCC, $\Delta V_{IN} = -20 \text{ mV}$ | 0.34 | 0.40 | 0.46 | ٧ |
| [Current Amp1, Current | voltage | Vоитсз | 2, 10 | + INC1 = + INC2 = 0 V, $\Delta V_{IN} = -100 \text{ mV}$ | 1.8 | 2.0 | 2.2 | > |
| Amp2] | | Voutc4 | 2, 10 | $ + INC1 = + INC2 = 0 V, $ $ \Delta V_{IN} = -20 \text{ mV} $ | 0.2 | 0.4 | 0.6 | V |
| | In-phase input voltage range | Vсм | 1, 12, 13, 24 | _ | 0 | | Vcc | V |
| | Voltage gain | A٧ | 2, 10 | + INC1 = + INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$ | 19 | 20 | 21 | V/V |
| | Frequency bandwidth | BW | 2, 10 | AV = 0 dB | _ | 2* | _ | MHz |
| | Output voltage | Vоитсн | 2, 10 | _ | 4.7 | 4.9 | _ | V |
| | Output voltage | Voutcl | 2, 10 | _ | | 20 | 200 | mV |
| | Output source current | Isource | 2, 10 | OUTC1 = OUTC2 = 2 V | _ | -2 | -1 | mA |
| | Output sink current | Isink | 2, 10 | OUTC1 = OUTC2 = 2 V | 150 | 300 | _ | μΑ |

^{*:} Standard design value


(Continued)


(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)


| Davageater | | Sym- | Pin | | Value | | | |
|------------------------------------|-------------------------------------|-----------------|-------|--|-------------|-------------|-------------|------|
| Par | ameter | bol | No. | Conditions | Min | Тур | Max | Unit |
| PWM | | VTL | 7, 15 | Duty cycle = 0% | 1.4 | 1.5 | | V |
| Comparator Block [PWM Comp.] | Threshold voltage | V _{ТН} | 7, 15 | Duty cycle = 100% | | 2.5 | 2.6 | V |
| | Output source current | Isource | 20 | OUT = 13 V, Duty ≤ 5% (t = 1/fosc × Duty) | | -400* | _ | mA |
| Output Block | Output sink current | Isink | 20 | OUT = 19 V, Duty \leq 5% (t = 1/fosc × Duty) | | 400* | _ | mA |
| [OUT] | Output ON resistor | Rон | 20 | OUT = -45 mA | | 6.5 | 9.8 | Ω |
| | Output ON resistor | Rol | 20 | OUT = 45 mA | | 5.0 | 7.5 | Ω |
| | Rise time | tr1 | 20 | OUT = 3300 pF | _ | 50* | _ | ns |
| | Fall time | tf1 | 20 | OUT = 3300 pF | _ | 50* | _ | ns |
| AC Adaptor | Throshold voltage | VTLH | 21 | VCC = , −INC2 = 16.8 V | 17.2 | 17.4 | 17.6 | V |
| Detection Block | Threshold voltage | VTHL | 21 | VCC = 1., -INC2 = 16.8 V | 16.8 | 17.0 | 17.2 | V |
| [UV Comp.] | Hysteresis width | Vн | 21 | _ | _ | 0.4* | _ | V |
| | Throshold voltage | VTLH | 5 | FB3 = | 2.6 | 2.7 | 2.8 | V |
| | Threshold voltage | VTHL | 5 | FB3 = 1/2 | 2.5 | 2.6 | 2.7 | V |
| Constant-voltage Control State | Hysteresis width | Vн | 5 | _ | _ | 0.1* | _ | V |
| Detection Block [CV Comp.] | CVM terminal output leakage current | ILEAK | 5 | CVM = 25 V | _ | 0 | 1 | μΑ |
| | CVM terminal output ON resistor | Ron | 5 | CVM = 1 mA | _ | 200 | 400 | Ω |
| | Threshold voltage | VTLH | 18 | FB3 = | 1.3 | 1.4 | 1.5 | V |
| | | VTHL | 18 | FB3 = 7 | 1.2 | 1.3 | 1.4 | V |
| Overvoltage | Hysteresis width | Vн | 18 | _ | _ | 0.1* | _ | V |
| Detection Block [OV Comp.] | OVP terminal output leak current | ILEAK | 18 | OVP = 25 V | _ | 0 | 1 | μА |
| | OVP terminal output ON resistor | Ron | 18 | OVP = 1 mA | _ | 200 | 400 | Ω |
| | OTI innutualtana | Von | 14 | IC operation mode | 2 | | 25 | V |
| Control Block | CTL input voltage | Voff | 14 | IC standby mode | 0 | _ | 0.8 | V |
| [CTL] | Lea to a second | Істьн | 14 | CTL = 5 V | _ | 100 | 150 | μΑ |
| | Input current | ICTLL | 14 | CTL = 0 V | _ | 0 | 1 | μΑ |
| Bias Voltage Block [VH] | Output voltage | Vн | 19 | VCC = 8 V to 25 V, VH = 0 mA to 30 mA | Vcc -6.5 | Vcc -6.0 | Vcc -5.5 | V |
| | Standby current | Iccs | 21 | CTL = 0 V | | 0 | 10 | μΑ |
| General | Power supply current | Icc | 21 | CTL = 5 V | | 5 | 7.5 | mA |


^{*:} Standard design value


■ TYPICAL CHARACTERISTICS

















Triangular Wave Oscillation Frequency vs.







■ FUNCTIONAL DESCRIPTION

1. DC/DC Converter Block

(1) Reference voltage block (REF)

The reference voltage circuit generates a temperature-compensated reference voltage (5.0 V Typ) using the voltage supplied from the VCC terminal (pin 21). The voltage is used as the reference voltage for the IC's internal circuit.

The reference voltage can be used to supply a load current of up to 1 mA to an external device through the VREF terminal (pin 6).

(2) Triangular wave oscillator block (OSC)

The triangular wave oscillator block has built-in a frequency setting capacitor, and generates the triangular wave oscillation waveforms by connecting the frequency setting resistor with the RT terminal (pin 17).

The triangular wave is input to the IC's internal PWM comparator.

(3) Error amplifier block (Error Amp1)

The error amplifier (Error Amp1) detects voltage drop of the AC adaptor and a PWM control signal is output.

By connecting a feedback resistor and capacitor between FB12 terminal (pin 7) and –INE1 terminal (pin 8), it is possible to create any desired level of loop gain, thereby providing stable phase compensation to the system.

Also, it is possible to prevent rush current at power supply start-up by connecting a soft-start capacitor with the CS terminal (pin 22) .

The use of error amplifier for soft-start detection makes it possible for a system to operate on a fixed soft-start time that is independent of the output load.

(4) Error amplifier block (Error Amp2)

The error amplifier detects output signal of current detection amplifier (Current Amp2) and outputs PWM control signal by comparison with +INE2 terminal (pin 3), also controls charge current.

By connecting a feedback resistor and capacitor between FB12 terminal (pin 7) and –INE2 terminal (pin 4), it is possible to create any desired level of loop gain, thereby providing stable phase compensation to the system.

Also, it is possible to prevent rush current at power supply start-up by connecting a soft-start capacitor with the CS terminal (pin 22). The use of error amplifier for soft-start detection makes it possible for a system to operate on a fixed soft-start time that is independent of the output load.

(5) Error amplifier block (Error Amp3)

The error amplifier (Error Amp3) detects the DC/DC converter output voltage and outputs PWM control signals. An arbitrary output voltage can be set for 1 to 4 cells by connecting external output voltage setting resistors to the error amplifier inverting input pins.

By connecting a feedback resistor and capacitor between FB3 terminal (pin15) and –INE3 terminal (pin 16), it is possible to create any desired level of loop gain, thereby providing stable phase compensation to the system.

Also, it is possible to prevent rush current at power supply start-up by connecting a soft-start capacitor with the CS terminal (pin 22). The use of error amplifier for soft-start detection makes it possible for a system to operate on a fixed soft-start time that is independent of the output load.

(6) Current detection amplifier block (Current Amp1)

The current detection amplifier (Current Amp1) detects voltage drop which occurs between both ends of the output sense resistor (Rs) due to the flow of the charge current, using the +INC1 terminal (pin 13) and -INC1 terminal (pin 12). Then it outputs the signal amplifier by 20 times to the error amplifier (Error Amp1) at the next stage.

(7) Current detection amplifier block (Current Amp2)

The current detection amplifier (Current Amp2) detects voltage drop which occurs between both ends of the output sense resistor (Rs) due to the flow of the charge current, using the +INC2 terminal (pin 24) and -INC2 terminal (pin 1). Then it outputs the signal amplified by 20 times to the error amplifier (Error Amp2) at the next stage.

(8) PWM comparator block (PWM Comp.)

The PWM comparator circuit is a voltage-to-pulse width modulator that controls the output duty depending on the output voltage of error amplifier (Error Amp1 to Error Amp3).

The PWM comparator circuit compares the triangular wave generated by the triangular wave oscillator to the error amplifier output voltage and turns on the external output transistor during the interval in which the triangular wave voltage is lower than the error amplifier output voltage.

(9) Output block (OUT)

The output circuit uses a totem-pole configuration capable of driving an external P-channel MOS FET.

The output "L" level sets the output amplitude to 6 V (Typ) using the voltage generated by the bias voltage block (VH) .

This results in increasing conversion efficiency and suppressing the withstand voltage of the connected external transistor in a wide range of input voltages.

(10) Power supply control block (CTL)

Setting the CTL terminal (pin 14) low places the IC in the standby mode.

(The supply current is 10 μA at maximum in the standby mode.)

CTL function table

| CTL | Power | | |
|-----|---------------|--|--|
| L | OFF (Standby) | | |
| Н | ON (Active) | | |

(11) Bias voltage block (VH)

The bias voltage circuit outputs Vcc-6 V (Typ) as the minimum potential of the output circuit. In the standby mode, this circuit outputs the potential equal to VCC.

2. Protection Functions

(1) Under-voltage lockout protection circuit (UVLO)

The transient state of when the power supply (VCC) is turned on or a momentary decrease in supply voltage/internal reference voltage (VREF) may cause malfunctions in the control IC, resulting in breakdown or degradation of the system. To prevent such malfunctions, the under-voltage lockout protection circuit detects an internal reference voltage drop and fixes OUT terminal (pin 20) to "H" level. The system restores when the internal reference voltage reaches the threshold voltage of the under-voltage lockout protection circuit.

Protection circuit (UVLO) operation function table

At UVLO operating (VREF voltage is lower than UVLO threshold voltage.)

| OUTD | OUT | CS | CVM | OVP |
|------|-----|----|-----|-----|
| Hi-Z | Н | L | Н | Н |

(2) AC adapter detection block (UV Comp.)

This block detects that power-supply voltage (VCC) is lower than the battery voltage + 0.2 V (Typ), and the OUT terminal (pin 18) fixed at the "H" level. The system restores voltage supply when the supply voltage reaches the threshold voltage of the AC adapter detection block.

Protection circuit (UV Comp.) operation function table

At UV Comp. operating (VCC voltage is lower than UV Comp. threshold voltage.)

| OUTD | OUT | CS |
|------|-----|----|
| L | Н | L |

3. Soft-start Function

Soft-start block (SOFT)

Connecting a capacitor to the CS terminal (pin 22) prevents rush currents from flowing upon activation of the power supply.

Using the error amplifier to detect a soft-start allows to soft-start at constant setting time intervals independent of the output load of the DC/DC converter.

4. Detection Function

(1) Constant-voltage control state detection block (CV Comp.)

Error amplifier (Error Amp3) detects the voltage at FB3 (pin 15) falling to or below 2.6 V (Typ) and outputs "L" level to the constant-voltage control state detection block output terminal (CVM, pin 5).

(2) Overvoltage detection block (OV Comp.)

Error amplifier (Error Amp3) detects the voltage at FB3 (pin 15) falling to or below 1.3 V (Typ) and outputs "H" level to the overvoltage detection block output terminal (OVP, pin 18).


■ SETTING THE CHARGING VOLTAGE

The charge voltage (DC/DC output voltage) can be set by connecting an external output voltage setting resistors (R3, R4) to the –INE3 terminal (pin 16).

Select a resistor value at which the on-resistor (35 Ω at 1 mA) of the built-in FET connected to the OUTD terminal (pin 11) can be ignored.

Charge voltage of battery: Vo

$$V_0(V) = (R3 + R4)/R4 \times 4.2(V)$$



■ SETTING THE CHARGING CURRENT

The charge current value (output limit current) can be set depending on the voltage value at the +INE2 terminal (pin 3).

If a current exceeding the set current value attempts to flow, the charge voltage drops according to the set current value.

Battery charge current setting voltage: + INE2

+ INE2 (V) =
$$20 \times I1$$
 (A) $\times Rs$ (Ω)

■ SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY

The triangular wave oscillation frequency is determined by the timing resistor (R_T) connected to the RT terminal (pin 17) .

Triangular wave oscillation frequency: fosc

fosc (kHz)
$$\Rightarrow$$
 14100/R_T (k Ω)

■ SETTING OF SOFT-START TIME

(1) Setting constant voltage mode soft-start

To prevent rush currents when the IC is turned on, the IC allows soft-start using the capacitor (Cs) connected to the CS terminal (pin 22).


When the CTL terminal (pin 14) is placed under "H" level and IC is activated (threshold voltage of $Vcc \ge UVLO$), and Q2 is turned off and the external soft-start capacitor (Cs) connected to the CS terminal is charged at 10 μ A.


The Error Amp output potential (FB3 terminal (pin 15)) is determined through comparison between either of the lower potentials at two non-inverting input terminals (internal reference voltage $(4.2\,\mathrm{V}\,\mathrm{Typ})$, CS terminal voltage), and the inverting input terminal voltage (- INE3 terminal (pin 16)) . Within the soft-start period (CS terminal voltage < 4.2 V) , FB3 is determined by comparison between - INE3 terminal voltage and CS terminal voltage, and DC/DC converter output voltage goes up proportionately with the increase of CS terminal voltage caused by charging on the soft-start capacitor.

The soft-start time is obtained from the following formula.

Soft-start time: ts (time until output voltage 100%)

ts (s)
$$\Rightarrow$$
 0.42 \times Cs (μ F)





Soft-start circuit

(2) Setting constant current mode soft-start

To prevent rush currents when the IC is turned on, the IC allows soft-start using the capacitor (Cs) connected to the CS terminal (pin 22) .

When the CTL terminal (pin 14) is placed under "H" level and IC is activated (threshold voltage of VREF \geq UVLO) , and Q2 is turned off and the external soft-start capacitor (Cs) connected to the CS terminal is charged at 10 μ A.


The Error Amp1 output potential (FB12 terminal (pin 7)) is determined through comparison between either of the lower potentials at two non-inverting input terminals (+INE1 terminal (pin 9) voltage and CS terminal voltage), and the inverting input terminal voltage (-INE1 terminal (pin 8)). Within the soft-start period (CS terminal voltage <+INE1), FB12 is determined by comparison between -INE1 terminal voltage and CS terminal voltage, and DC/DC converter output voltage goes up proportionately with the increase of CS terminal voltage caused by charging on the soft-start capacitor.


The Error Amp1 output potential (FB12 terminal (pin 7)) is determined through comparison between either of the potentials at two non-inverting input terminals (+ INE2 terminal (pin 3)) voltage and CS terminal voltage), and the inverting input terminal voltage (- INE2 terminal (pin 4)). Within the soft-start period (CS terminal voltage <+ INE2), FB12 is determined by comparison between - INE2 terminal voltage and CS terminal voltage, and DC/DC converter output voltage goes up proportionately with the increase of CS terminal voltage caused by charging on the soft-start capacitor.

The soft-start time is obtained from the following formula.

Soft-start time: ts (time until output voltage 100%)

ts (s) \Rightarrow + INE1 (+ INE2) /10 μ A × Cs (μ F)






Soft-start circuit

■ SETTING THE DYNAMICALLY-CONTROLLED CHARGING

With an external resistor connected to + INE1(pin 9), the IC enters the dynamically-controlled charging mode to reduce the charge current to keep AC adapter power constant when the partial potential point A of the AC adapter voltage (VCC) become lower the - INE2 terminal voltage.

Dynamically-controlled charging setting voltage: Vth


$$Vth (V) = (R1 + R2)/R2 \times -INE1$$




■ ABOUT CONSTANT-VOLTAGE CONTROL STATE DETECTION/OVERVOLTAGE DETECTION TIMING CHART


In the constant-voltage control state, the CVM terminal (pin 5) of the constant-voltage control state detection block (CV Comp.) outputs "L" level, when the voltage at the FB3 terminal (pin 15) of the error amplifier (ErrorAmp 3) becomes 2.6 V (Typ) or less.

When the DC/DC converter output voltage enters the state of the over-voltage higher than a setting voltage, the voltage at FB3 terminal (pin 15) of the error amplifier (Error Amp3) becomes 1.3 V (Typ) or less. As a result, the OVP terminal (pin 18) of the over-voltage detection block (OV Comp.) outputs "H" level.






■ ABOUT THE OPERATION TIMING CHART




■ PROCESSING WITHOUT USING OF THE CURRENT AMP1 AND AMP2

When Current Amp is not used, connect the +INC1 terminal (pin 13), +INC2 terminal (pin 24), -INC1 terminal (pin 12), and -INC2 terminal (pin 1) to VREF, and open the OUTC1 terminal (pin 10) and OUTC2 terminal (pin 2).




■ PROCESSING WITHOUT USING OF THE ERROR AMP1 AND AMP2

When Error Amp is not used, leave the FB12 terminal (pin 7) open and connect the –INE1 terminal (pin 8) and –INE2 terminal (pin 4) to GND, and connect +INE1 terminal (pin 9) and +INE2 terminal (pin 3) to VREF.




■ PROCESSING WITHOUT USING OF THE CS TERMINAL

When soft-start function is not used, leave the CS terminal (pin 22) open.




■ I/O EQUIVALENT CIRCUIT



(Continued) Output block PWM comparator block AC adaptor detection block VCC <⊢ VCC < VCC <⊢ -INC2 < VREF <-(5.0 V) -**⊚**out FB12√ VH♦ GND < GND ◆ GND♦ Constant-voltage control state detection block Overvoltage detection block VCC <⊢ VCC <⊢ VREF <1 (5.0 V) (5) CVM 18 OVP -⊳ FB3 ---**--|** 🗒 GND ❖ GND♦ Bias voltage block Prevent inefficient current block vcc <-(1) OUTD **1**9∨H GND < GND∢

■ APPRICATION EXAMPLE



■ PARTS LIST

| COMPONENT | ITEM | SPECIFICATION | | VENDOR | PARTS No. |
|------------|--------------------|----------------------------|----------------------------------|--------|---------------|
| Q1, Q3 | Pch FET | VDS = -30 V, ID = -7.0 A | | NEC | μPA2714GR |
| Q2 | Nch FET | VDS = 30 V, ID = 1.4 A | | SANYO | MCH3401 |
| D1, D2 | Diode | VF = 0.42 V (M | ax) , At IF = 3 A | ROHM | RB053L-30 |
| L1 | Inductor | 15 μΗ | $3.6~\text{A},50~\text{m}\Omega$ | SUMIDA | CDRH104R-150 |
| C1, C2, C4 | Ceramics Condenser | 4.7 μF | 25 V | TDK | C3225JB1E475K |
| C3 | OS-CON™ | 22 μF | 20 V | SANYO | 20SVP22M |
| C6 | Ceramics Condenser | 1500 pF | 50 V | TDK | C1608JB1H152K |
| C7, C9 | Ceramics Condenser | 0.1 μF | 50 V | TDK | C1608JB1H104K |
| C8 | Ceramics Condenser | 0.01 μF | 50 V | TDK | C1608JB1H103K |
| C10 | Ceramics Condenser | 4700 pF | 50 V | TDK | C1608JB1H472K |
| C11 | Ceramics Condenser | 0.022 μF | 50 V | TDK | C1608JB1H223K |
| C12 | Ceramics Condenser | 0.1 μF | 50 V | TDK | C1608JB1H104K |
| R1 | Resistor | 33 mΩ | 1% | KOA | SL1TTE33LOF |
| R2 | Resistor | 47 kΩ | 0.5% | ssm | RR0816P-473-D |
| R3, R5 | Resistor | 330 kΩ | 0.5% | ssm | RR0816P-334-D |
| R4 | Resistor | 180 kΩ | 0.5% | ssm | RR0816P-184-D |
| R6 | Resistor | 30 kΩ | 0.5% | ssm | RR0816P-303-D |
| R7 | Resistor | 22 kΩ | 0.5% | ssm | RR0816P-223-D |
| R8 | Resistor | 100 kΩ | 0.5% | ssm | RR0816P-104-D |
| R9 | Resistor | 10 kΩ | 0.5% | ssm | RR0816P-103-D |
| R10 | Resistor | 120 kΩ | 0.5% | ssm | RR0816P-124-D |
| R11, R12 | Resistor | 30 kΩ | 0.5% | ssm | RR0816P-303-D |
| R13 | Resistor | 20 kΩ | 0.5% | ssm | RR0816P-203-D |
| R14 | Resistor | 1 kΩ | 0.5% | ssm | RR0816P-102-D |
| R15 | Resistor | 120 Ω | 0.5% | ssm | RR0816P-121-D |
| R16, R18 | Resistor | 200 kΩ | 0.5% | ssm | RR0816P-204-D |
| R17, R19 | Resistor | 100 kΩ | 0.5% | ssm | RR0816P-104-D |
| R27 | Resistor | 100 kΩ | 0.5% | ssm | RR0816P-104-D |

Note: NEC : NEC Corporation

SANYO : SANYO Electric Co., Ltd

ROHM: ROHM CO., LTD.
SUMIDA: Sumida Corporation
TDK: TDK Corporation
KOA: KOA Corporation
ssm: SUSUMU CO., LTD

OS-CON is a trademark of SANYO Electric Co., Ltd.

■ SELECTION OF COMPONENTS

• Pch MOS FET

The P-channel MOSFET for switching use should be rated for at least +20% more than the input voltage. To minimize continuity loss, use a FET with low R_{DS (ON)} between the drain and source. For high input voltage and high frequency operation, on-cycle switching loss will be higher so that power dissipation must be considered. In this application, the μ PA2714GR (NEC products) is used. Continuity loss, on/off switching loss and total loss are determined by the following formulas. The selection must ensure that peak drain current does not exceed rated values.

Continuity loss: Pc

$$Pc = I_D^2 \times R_{DS}$$
 (on) $\times Duty$

On-cycle switching loss: Ps (ON)

$$Ps(on) = \frac{V_D(Max) \times I_D \times tr \times fosc}{6}$$

Off-cycle switching loss: Ps (OFF)

$$Ps(OFF) = \frac{V_D(Max) \times I_D(Max) \times tf \times fosc}{6}$$

Total loss : P_T

$$P_T = P_C + P_S (ON) + P_S (OFF)$$

Example) Using the μPA2714GR

Setting 16.8 V

Input voltage $V_{IN} = 25$ V, output voltage $V_O = 16.8$ V, drain current $I_D = 3$ A, oscillation frequency fosc = 300 kHz, $L = 15 \mu H$, drain-source ON resistance R_{DS} (on) \Rightarrow 18 m Ω , tr \Rightarrow 15 ns, tf \Rightarrow 42 ns

Drain current (Max): ID (Max)

$$I_{D} (Max) = I_{O} + \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 + \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$

$$\stackrel{\Rightarrow}{=} 3.6 A$$

Drain current (Min): ID (Min)

$$I_{D} (Min) = I_{O} - \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 - \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$

$$\stackrel{\div}{=} 2.4 \text{ A}$$

Pc =
$$I_D^2 \times R_{DS}$$
 (oN) × Duty
= $3^2 \times 0.018 \times 0.672$
 $\Rightarrow 0.109 \text{ W}$

$$P_{S (ON)} = \frac{V_{D} \times I_{D} \times tr \times fosc}{6}$$

$$= \frac{25 \times 3 \times 15 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\stackrel{?}{=} \frac{0.056 \text{ W}}{}$$

$$P_{S (OFF)} = \frac{V_{D} \times I_{D (Max)} \times tf \times fosc}{6}$$

$$= \frac{25 \times 3.6 \times 42 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\stackrel{?}{=} \frac{0.189 \text{ W}}{}$$

$$P_{T} = PC + P_{S (ON)} + P_{S (OFF)}$$

$$\stackrel{?}{=} 0.109 + 0.056 + 0.189$$

The above power dissipation figures for the μPA2714GR are satisfied with ample margin at 2.0 W.

Setting 12.6 V

Input voltage $V_{IN}=22$ V, output voltage $V_O=12.6$ V, drain current $I_D=3$ A, oscillation frequency fosc = 300 kHz, $L=15~\mu\text{H}$, drain-source ON resistance R_{DS} (on) \div 18 m Ω , tr \div 15 ns, tf \div 42 ns

Drain current (Max) : ID (Max)

÷ 0.354 W

$$I_{D} (Max) = I_{O} + \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 + \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572$$

$$\stackrel{\Rightarrow}{=} 3.6 A$$

Drain current (Min): ID (Min)

$$I_{D (Min)} = I_{O} - \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 - \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572$$

$$\stackrel{\div}{=} 2.4 \text{ A}$$

$$P_{C} = I_{D^{2}} \times R_{DS} \text{ (on)} \times Duty$$
$$= 3^{2} \times 0.018 \times 0.572$$
$$\Rightarrow 0.093 \text{ W}$$

$$\begin{split} \text{Ps (on)} &= \frac{V_\text{D} \times I_\text{D} \times \text{tr} \times \text{fosc}}{6} \\ &= \frac{22 \times 3 \times 15 \times 10^{-9} \times 300 \times 10^3}{6} \\ & \stackrel{\div}{=} \frac{0.050 \text{ W}}{6} \\ \text{Ps (off)} &= \frac{V_\text{D} \times I_\text{D} \left(\text{Max}\right) \times \text{tf} \times \text{fosc}}{6} \\ &= \frac{22 \times 3.6 \times 42 \times 10^{-9} \times 300 \times 10^3}{6} \\ & \stackrel{\div}{=} \frac{0.166 \text{ W}}{6} \\ \text{PT} &= \text{PC} + \text{Ps (on)} + \text{Ps (off)} \\ & \stackrel{\div}{=} 0.093 + 0.050 + 0.166 \\ & \stackrel{\div}{=} 0.309 \text{ W} \end{split}$$

The above power dissipation figures for the μPA2714GR are satisfied with ample margin at 2.0 W.

Inductor

In selecting inductors, it is of course essential not to apply more current than the rated capacity of the inductor, but also to note that the lower limit for ripple current is a critical point that if reached will cause discontinuous operation and a considerable drop in efficiency. This can be prevented by choosing a higher inductance value, which will enable continuous operation under light-load.

Note that if the inductance value is too high, however, direct current resistance (DCR) is increased and this will also reduce efficiency. The inductance must be set at the point where efficiency is greatest.

Note also that the DC superimposition characteristic becomes worse as the load current value approaches the rated current value of the inductor, so that the inductance value is reduced and ripple current increases, causing loss of efficiency.

The selection of rated current value and inductance value will vary depending on where the point of peak efficiency lies with respect to load current.

Inductance values are determined by the following formulas.

The L value for all load current conditions is set so that the peak to peak value of the ripple current is 1/2 the load current or less.

Inductance value: L

$$L \ge \frac{2 (V_{IN} - V_0)}{I_0} t_{ON}$$

16.8 V output Example)

$$\begin{split} L & \geq \frac{2 \, \left(V_{\text{IN}} \, \left(_{\text{Max}} \right) - V_{\text{O}} \right)}{\text{Io}} \ \ \, t_{\text{ON}} \\ & \geq \frac{2 \times \, \left(25 - 16.8 \right)}{3} \, \times \frac{1}{300 \times 10^{3}} \, \times \ \, 0.672 \\ & \geq \ \, \frac{12.2 \, \mu H}{3} \end{split}$$

12.6 V output Example)

$$\begin{split} L & \geq \frac{2 \, \left(V_{\text{IN}} \, \left(\text{Max} \right) - V_{\text{O}} \right)}{\text{Io}} \quad \text{ton} \\ & \geq \frac{2 \times \, \left(22 - 12.6 \right)}{3} \, \times \frac{1}{300 \times 10^{3}} \, \times \quad 0.572 \\ & \geq \quad 12.0 \, \mu \text{H} \end{split}$$

Inductance values derived from the above formulas are values that provide sufficient margin for continuous operation at maximum load current, but at which continuous operation is not possible at light-loads. So, it is necessary to determine the load level at which continuous operation becomes possible. In this application, the SUMIDA CDRH104R-150 is used. The following equation is available to obtain the load current as a continuous current condition when 15 μ H is used.

The load current value under continuous operating conditions: lo

$$lo \ge \frac{Vo}{2L}$$
 toff

Example) Using the CDRH104R-150

15 μ H (tolerance \pm 30%), rated current = 3.6 A

16.8 V output

$$lo \ge \frac{Vo}{2L} toff$$

$$\ge \frac{16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times (1-0.672)$$

$$\ge 0.61 A$$

12.6 V output

$$lo \ge \frac{Vo}{2L} toff$$

$$\ge \frac{12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times (1-0.572)$$

$$\ge 0.60 A$$

To determine whether the current through the inductor is within rated values, it is necessary to determine the peak value of the ripple current as well as the peak-to-peak values of the ripple current that affect the output ripple voltage.

The peak value and peak-to-peak value of the ripple current can be determined by the following formulas.

Peak value: IL

$$I_L \ge I_O + \frac{V_{IN} - V_O}{2L} t_{ON}$$

Peak-peak value : ∆l∟

$$\Delta I_L = \frac{V_{IN} - V_O}{I}$$
 ton

Example) Using the CDRH104R-150 15 μ H (tolerance \pm 30%) , rated current = 3.6 A

Peak value

16.8 V output

$$\begin{array}{lll} I_L \geq & I_O + \frac{V_{IN} - V_O}{2L} & t_{ON} \\ & \geq & 3 + \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^3} \times \ 0.672 \\ & \geq & 3.6 \ A \end{array}$$

12.6 V output

$$\begin{array}{ll} I_L \geq & I_O + \cfrac{V_{IN} - V_O}{2L} & t_{ON} \\ \\ \geq & 3 + \cfrac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \cfrac{1}{300 \times 10^3} \times \ 0.572 \\ \\ \geq & 3.6 \ A \end{array}$$

Peak-peak value

16.8 V output

$$\Delta I_L = \frac{V_{IN} - V_O}{L} \quad to_N$$

$$= \frac{25 - 16.8}{15 \times 10^{-6}} \times \frac{1}{300 \times 10^3} \times 0.672$$

$$\stackrel{\div}{=} 1.22 \text{ A}$$

12.6 V output

$$\Delta I_L = \frac{V_{IN} - V_O}{L} \quad to_N$$

$$= \frac{22 - 12.6}{15 \times 10^{-6}} \times \frac{1}{300 \times 10^3} \times 0.572$$

$$\stackrel{\div}{=} 1.2 \text{ A}$$

Flyback diode

As a flyback diode, in general, a Schottky barrier diode (SBD) is used when the reverse voltage to the diode is 40 V or less. The SBD has the characteristic of higher speed in terms of faster reverse recovery time, and lower forward voltage, and is ideal for archiving high efficiency. There is no problem as long as the DC reverse voltage is sufficiently higher than the input voltage, and the mean current flowing during the diode conduction time is within the mean output current level, and as the peak current is within the peak surge current limits.

In this application the RB053L-30 (ROHM) are used. The diode mean current and diode peak current can be obtained by the following formulas.

Diode mean current : IDi

$$I_{Di} \geq I_{O} \times \left(1 - \frac{V_{O}}{V_{IN}}\right)$$

Diode peak current: IDip

$$I_{Dip} \ge (Io + \frac{Vo}{2L} t_{OFF})$$

Example) Using the RB053L-30

VR (DC reverse voltage) = 30 V, average output current = 3.0 A, peak surge current = 70 A

VF (forward voltage) = 0.42 V, at IF = 3.0 A

16.8 V output

$$I_{Di} \ge I_{O} \times (1 - \frac{V_{O}}{V_{IN}})$$

 $\ge 3 \times (1 - 0.672)$
 $\ge 0.984 \text{ A}$

12.6 V output

$$I_{Di} \ge I_{O} \times (1 - \frac{V_{O}}{V_{IN}})$$

 $\ge 3 \times (1 - 0.572)$
 $\ge 1.284 \text{ A}$

16.8 V output

$$I_{Dip} \ge (Io + \frac{Vo}{2L} t_{OFF})$$
 $\ge 3.6 A$

12.6 V output

$$I_{Dip} \ge (Io + \frac{Vo}{2L} \text{ toff})$$

 $\ge 3.6 \text{ A}$

Smoothing capacitor

The smoothing capacitor is an indispensable element for reducing ripple voltage in output. In selecting a smoothing capacitor, it is essential to consider equivalent series resistance (ESR) and allowable ripple current. Higher ESR means higher ripple voltage, so that to reduce ripple voltage it is necessary to select a capacitor with low ESR. Note, however, that the use of a capacitor with low ESR has substantial effects on loop phase characteristics, and impairing system stability. Care should also be taken to use a capacity with sufficient margin for allowable ripple current. In this application the 20SVP22M (OS-CON™: SANYO) are used.

The ESR, capacitance value, and ripple current can be obtained by the following formulas.

Equivalent series resistance : ESR

$$ESR \le \frac{\Delta Vo}{\Delta I_L} - \frac{1}{2\pi f C_L}$$

Capacitance value: CL

$$C_L \ge \frac{\Delta I_L}{2\pi f (\Delta Vo - \Delta I_L \times ESR)}$$

Ripple current : ICLrms

ICLrms
$$\geq \frac{(V_{IN}-V_0) t_{ON}}{2\sqrt{3I}}$$

Example) Using the 20SVP22M

Rated voltage = 20 V, ESR = 60 m Ω , maximum allowable ripple current = 1450 mArms

Equivalent series resistance

16.8 V output

$$\begin{split} \text{ESR} &\leq \frac{\Delta Vo}{\Delta I_L} - \frac{1}{2\pi f C_L} \\ &\leq \frac{0.168}{1.22} - \frac{1}{2\pi \times 300 \times 10^3 \times 22 \times 10^{-6}} \\ &\leq \frac{114 \text{ m}\Omega}{} \end{split}$$

12.6 V output

$$\begin{split} \text{ESR} &\leq \frac{\Delta Vo}{\Delta I_L} - \frac{1}{2\pi f C_L} \\ &\leq \frac{0.126}{1.2} - \frac{1}{2\pi \times 300 \times 10^3 \times 22 \times 10^{-6}} \\ &\leq \frac{80 \text{ m}\Omega}{2\pi \times 300 \times 10^3 \times 22 \times 10^{-6}} \end{split}$$

Capacitance value

16.8 V output

$$C_L \ge \frac{\Delta I_L}{2\pi f (\Delta Vo - \Delta I_L \times ESR)}$$

$$\ge \frac{1.22}{2\pi \times 300 \times 10^3 \times (0.168 - 1.22 \times 0.06)}$$

$$\ge 6.8 \,\mu E$$

12.6 V output

$$\begin{split} C_L &\geq \frac{\Delta I_L}{2\pi f \; (\Delta Vo - \Delta I_L \times ESR)} \\ &\geq \frac{1.2}{2\pi \times 300 \times 10^3 \times \; (0.126 - 1.2 \times 0.06)} \\ &\geq \frac{11.8 \; \mu E}{} \end{split}$$

Ripple current 16.8 V output


$$IC_{Lrms} \ge \frac{(V_{IN}-V_{O}) t_{ON}}{2\sqrt{3}L}$$


$$\frac{2\sqrt{3}L}{2\sqrt{3}L} \ge \frac{(25-16.8) \times 0.672}{2\sqrt{3} \times 15 \times 10^{-6} \times 300 \times 10^{3}} \ge \frac{707 \text{ mArms}}{2\sqrt{3}}$$


12.6 V output


$$\begin{split} IC \text{Lrms} & \geq \frac{\text{(V_{IN}-Vo) toN}}{2\sqrt{3}L} \\ & \geq \frac{(22-12.6) \times 0.572}{2\sqrt{3} \times 15 \times 10^{-6} \times 300 \times 10^{3}} \\ & \geq 690 \text{ mArms} \end{split}$$


■ REFERENCE DATA

































■ NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools, and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 M Ω resistors in series.
- Do not apply a negative voltage.
 - Applying a negative voltage of –0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

■ ORDERING INFORMATION

| Part number | Package | Remarks |
|-------------|--------------------------------------|---------|
| MB39A113PFV | 24-pin plastic SSOP (FPT-24P-M03) | |

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0405

© FUJITSU LIMITED Printed in Japan