1.5-GHz to 2.5-GHz QUADRATURE MODULATOR

FEATURES

- **71-dBc Single-Carrier WCDMA ACPR at −14-dBm Channel Power**
- **P1dB of 7 dBm**
- **Typical Unadjusted Carrier Suppression 35 dBc at 2 GHz**
- **Typical Unadjusted Sideband Suppression 35 dBc at 2 GHz**
- **Very Low Noise Floor**
- **Differential or Single-Ended I, Q Inputs**
- **Convenient Single-Ended LO Input**
- **Silicon Germanium Technology**

APPLICATIONS

- **Cellular Base Transceiver Station Transmit Channel**
- **IF Sampling Applications**
- **TDMA: GSM, IS-136, EDGE/UWC-136**
- **CDMA: IS-95, UMTS, CDMA2000**
- **Wireless Local Loop**
- **Wireless LAN IEEE 802.11**
- **LMDS, MMDS**
- **Wideband Transceivers**

RHC PACKAGE
(TOP VIEW)

```
              GND  QREF  IREF  IVIN  QVIN
               1    16    15    14    13
GND      2                              12    GND
GND      3                              11    GND
LO       4                              10    VCC
               5    6     7     8     9
              GND  VCC  PWD  RFOUT  GND
```

P0003-01

DESCRIPTION

The TRF3702 is an ultralow-noise direct quadrature modulator that is capable of converting complex input signals from baseband or IF directly up to RF. An internal analog combiner sums the real and imaginary components of the RF outputs. This combined output can feed the RF preamp at frequencies of up to 2.5 GHz. The modulator is implemented as a double-balanced mixer. An internal local oscillator (LO) phase splitter accommodates a single-ended LO input, eliminating the need for a costly external balun.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS

T$_A$	4-mm $\times$ 4-mm 16-Pin RHC (QFN) Package
−40°C to 85°C	TRF3702IRHC
	TRF3702IRHCR (Tape and reel)

FUNCTIONAL BLOCK DIAGRAM

B0002-01

**RHC PACKAGE
(TOP VIEW)**

P0003-01

TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
GND	1, 2, 3, 5, 9, 11, 12		Ground
IREF	15	I	In-phase (I) reference voltage/differential input
IVIN	14	I	In-phase (I) signal input
LO	4	I	Local oscillator input
PWD	7	I	Power down
QREF	16	I	Quadrature (Q) reference voltage/differential input
QVIN	13	I	Quadrature (Q) signal input
RFOUT	8	O	RF output
VCC	6, 10		Supply voltage

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)[1][2]

V_{CC}	Supply voltage range	−0.5 V to 6 V
	LO input power level	10 dBm
	Baseband input voltage level (single-ended)	3 Vp-p
T_A	Operating free-air temperature range	−40°C to 85°C
	Lead temperature for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Measured with respect toground

TRF3702

TEXAS INSTRUMENTS
www.ti.com

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supplies and References					
V_{CC}	Analog supply voltage	4.5	5	5.5	V
	VCM (IVIN, QVIN, IREF, QREF input common-mode voltage)		3.7		V
Local Oscillator (LO) Input					
	Input frequency	1500		2500	MHz
	Power level (measured into 50 Ω)	−6	0	6	dBm
Signal Inputs (IVIN, QVIN)					
	Input bandwidth		700		MHz

ELECTRICAL CHARACTERISTICS

Over recommended operating conditions, VCC = 5 V, VCM = 3.7 V, f_{LO} = 2140 MHz at 0 dBm, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply						
I_{CC}	Total supply current	V(PWD) = 5 V		145	170	mA
		V(PWD) = 0 V		13	30	
	Turnon time			120		ns
	Turnoff time			20		ns
	Power-down input impedance			11		kΩ
Local Oscillator (LO) Input						
	Input impedance[1]			27 + j8		Ω
Signal Inputs (IVIN, QVIN, IREF, QREF)						
	Input bias current	I, Q = VCM = 3.7 V (all inputs tied to VCM)		16		µA
	Input impedance	Single-ended input		260		kΩ
		Differential input		130		

(1) For a listing of impedances at various frequencies, see Table 1.

Table 1. RFOUT and LO Pin Impedance

Frequency (MHz)	Z (RFOUT Pin)	Z (LO Pin)
1500	31 − j 4.7	31.7 − j 8.8
1600	30.9 − j 0.3	29.3 − j 6.2
1700	29.3 + j 3.1	27.3 - j 3.1
1800	27.9 + j 7.2	26.5 − j 0.17
1900	27.6 + j 13	26.1+ − j 2.7
2000	29.4 +j 19.8	26.5 + j 5.4
2100	34.6 + j 27.2	27 + j 7.6
2200	44.2 + j 33	28 + j 9.5
2300	60 + j 33.6	29 + j 10.6
2400	78 + j 21	29.5 + j 11
2500	82 − j 5.8	29.8 + j 12.2

RF OUTPUT PERFORMANCE

Over recommended operating conditions, VCC = 5 V, VCM = 3.7 V, f_{LO} = 1842 MHz at 0 dBm (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Single and Two-Tone Specifications						
	Output power		−5	−2.5		dBm
	Second baseband harmonic (USB or LSB) [2]	I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz		−50	−42	dBc
	Third baseband harmonic (USB or LSB) [2]			−57	−50	dBc
	IMD$_3$	I, Q [1] = 1 Vp-p (two-tone signal, f_{BB1} = 928 kHz, f_{BB2} = 992 kHz)		−59	−53	dBc
	P1dB (output compression point)			7		dBm
NSD	Noise spectral density	I, Q = VCM = 3.7 VDC (all inputs tied to VCM), 6-MHz offset from carrier		−155		dBm/Hz
		6-MHz offset from carrier, P_{out} = 0 dBm, over temperature		−148.5	−146.5 [3]	
	RFOUT pin impedance [4]			28 + j8		Ω
	Carrier suppression	I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, unadjusted		30		dBc
		I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, optimized		55		
		I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, over temperature [5]		44		
	Sideband suppression	I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, unadjusted		35		dBc
		I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, optimized		55		
		I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, over temperature [5]		47		

(1) I , Q = 1 Vp-p implies that the magnitude of the signal at each input pin IVIN, IREF, QVIN, QREF is equal to 500 mVp-p.
(2) USB = upper sideband. LSB = lower sideband.
(3) Maximum noise values are assured by statistical characterization only, not production testing. The values specified are over the entire temperature range, T_A = −40°C to 85°C.
(4) For a listing of impedances at various frequencies, see Table 1.
(5) After optimization at room temperature. See the *Definitions of Selected Specifications* section.

RF OUTPUT PERFORMANCE

Over recommended operating conditions, VCC = 5 V, VCM = 3.7 V, f_{LO} = 1960 MHz at 0 dBm (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Single and Two-Tone Specifications						
	Output power			−3		dBm
	Second baseband harmonic (USB or LSB) [2]	I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz		−50		dBc
	Third baseband harmonic (USB or LSB) [2]			−60		dBc
	IMD$_3$	I, Q [1] = 1 Vp-p (two-tone signal, f_{BB1} = 928 kHz, f_{BB2} = 992 kHz)		−59	−53	dBc
	P1dB (output compression point)			7		dBm
NSD	Noise spectral density	6-MHz offset from carrier, P_{out} = 0 dBm, over temperature		−148	−146.5 [3]	dBm/Hz
	RFOUT pin impedance [4]			28 + j15		Ω
	Carrier suppression	I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, unadjusted		33		dBc
		I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, optimized		55		
	Sideband suppression	I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, unadjusted		35		dBc
		I, Q [1] = 1 Vp-p, f_{BB} = 928 kHz, optimized		55		

(1) I , Q = 1 Vp-p implies that the magnitude of the signal at each input pin IVIN, IREF, QVIN, QREF is equal to 500 mVp-p.
(2) USB = upper sideband. LSB = lower sideband.
(3) Maximum noise values are assured by statistical characterization only, not production testing. The values specified are over the entire temperature range, T_A = −40°C to 85°C.
(4) For a listing of impedances at various frequencies, see Table 1.

RF OUTPUT PERFORMANCE

Over recommended operating conditions, VCC = 5 V, VCM = 3.7 V, f_{LO} = 2.1 GHz at 0 dBm (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Single and Two-Tone Specifications						
	Output power	I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz	−5	−3		dBm
	Second baseband harmonic (USB or LSB) [2]			−50	−42	dBc
	Third baseband harmonic (USB or LSB) [2]			−60	−51	dBc
	IMD_3	I, $Q^{(1)}$ = 1 Vp-p, fBB = 928 kHz (two-tone signal, f_{BB1} = 928 kHz, f_{BB2} = 992 kHz)		−55	−47	dBc
	P1dB (output compression point)			7		dBm
NSD	Noise spectral density	60-MHz offset from carrier, P_{out} = 0 dBm, over temperature		−151	−148.5[3]	dBm/Hz
	WCDMA ACPR	Single carrier, channel power = −14 dBm		71		dBc
	RFOUT pin impedance [4]			35 + j27		Ω
	Carrier suppression	I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz, unadjusted		30		dBc
		I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz, optimized		55		
		I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz, over temperature[5]		47		
	Sideband suppression	I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz, unadjusted		37		dBc
		I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz, optimized		55		
		I, $Q^{(1)}$ = 1 Vp-p, f_{BB} = 928 kHz, over temperature[5]		47		

(1) I , Q = 1 Vp-p implies that themagnitude of the signal at each input pin IVIN, IREF, QVIN, QREF is equal to500 mVp-p.
(2) USB = upper sideband. LSB =lower sideband.
(3) Maximum noise values areassured by statistical characterization only, not production testing. Thevalues specified are over the entire temperature range, T_A = −40°C to 85°C.
(4) For a listing of impedances at various frequencies, see Table 1.
(5) After optimization at room temperature. See the *Definitions of Selected Specifications* section.

THERMAL CHARACTERISTICS

	PARAMETER	CONDITION	NOM	UNIT
$R_{\theta JA}$	Thermal resistace, junction to ambient	Soldered pad using four-layer JEDEC board with four thermal vias	42.8	°C/W
$R_{\theta JM}$	Thermal resistace, junction to mounting surface		24.8	°C/W
$R_{\theta JC}$	Thermal resistace, junction to case	Soldered pad using two-layer JEDEC board with four thermal vias	67.6	°C/W

DEFINITIONS OF SELECTED SPECIFICATIONS

Unadjusted Carrier Suppression

This specification measures the amount by which the local oscillator component is attenuated in the output spectrum of the modulator relative to the carrier. It is assumed that the baseband inputs delivered to the pins of the TRF3702 are perfectly matched to have the same dc offset (VCM). This includes all four baseband inputs: IVIN, QVIN, IREF and QREF. Unadjusted carrier suppression is measured in dBc.

Adjusted (Optimized) Carrier Suppression

This differs from the unadjusted suppression number in that the dc offsets of the baseband inputs are iteratively adjusted around their theoretical value of VCM to yield the maximum suppression of the LO component in the output spectrum. Adjusted carrier suppression is measured in dBc.

DEFINITIONS OF SELECTED SPECIFICATIONS (continued)

Unadjusted Sideband Suppression

This specification measures the amount by which the unwanted sideband of the input signal is attenuated in the output of the modulator, relative to the wanted sideband. It is assumed that the baseband inputs delivered to the modulator input pins are perfectly matched in amplitude and are exactly 90° out of phase. Unadjusted sideband suppression is measured in dBc.

Adjusted (Optimized) Sideband Suppression

This differs from the unadjusted sideband suppression in that the baseband inputs are iteratively adjusted around their theoretical values to maximize the amount of sideband suppression. Adjusted sideband suppression is measured in dBc.

Suppressions Over Temperature

This specification assumes that the user has gone through the optimization process for the suppression in question, and set the optimal settings for the I, Q inputs at $T_A = 25°C$. This specification then measures the suppression when temperature conditions change after the initial calibration is done.

Figure 1 shows a simulated output and illustrates the respective definitions of various terms used in this data sheet. The graph assumes a baseband input of 50 kHz.

Figure 1. Graphical Illustration of Common Terms

**TEXAS
INSTRUMENTS**
www.ti.com

TYPICAL CHARACTERISTICS

For all the performance plots in this section, the following conditions were used, unless otherwise noted: V_{CC} = 5 V, V_{CM} = 3.7 V, P_{LO} = 0 dBm, I and Q inputs driven differentially at a frequency of 50 kHz. In the case of optimized suppressions, the point of optimization is noted and is always at nominal conditions and room temperature. A level of >50 dBc is assumed to be optimized.

**OUTPUT POWER
vs
I, Q AMPLITUDE**

Figure 2.

**OUTPUT POWER
vs
I, Q AMPLITUDE**

Figure 3.

**OUTPUT POWER
vs
I, Q AMPLITUDE**

Figure 4.

**UNADJUSTED CARRIER SUPPRESSION
vs
FREQUENCY**

Figure 5.

TYPICAL CHARACTERISTICS (continued)

UNADJUSTED SIDEBAND SUPPRESSION
vs
FREQUENCY

Figure 6.

UNADJUSTED CARRIER SUPPRESSION
vs
OUTPUT POWER

Figure 7.

UNADJUSTED SIDEBAND SUPPRESSION
vs
OUTPUT POWER

Figure 8.

CARRIER SUPPRESSION
vs
FREQUENCY

Figure 9.

TEXAS INSTRUMENTS
www.ti.com

TYPICAL CHARACTERISTICS (continued)

CARRIER SUPPRESSION
vs
VCM

Figure 10.

CARRIER SUPPRESSION
vs
SUPPLY VOLTAGE

Figure 11.

CARRIER SUPPRESSION
vs
LOCAL OSCILLATOR INPUT POWER

Figure 12.

SIDEBAND SUPPRESSION
vs
FREQUENCY

Figure 13.

TYPICAL CHARACTERISTICS (continued)

**SIDEBAND SUPPRESSION
vs
VCM**

P_{OUT} = 0 dBm
f_{LO} = 1960 MHz
Optimized at 3.7 V

Figure 14.

**SIDEBAND SUPPRESSION
vs
SUPPLY VOLTAGE**

P_{OUT} = 0 dBm
f_{LO} = 1960 MHz
Optimized at 5 V

Figure 15.

**SIDEBAND SUPPRESSION
vs
LOCAL OSCILLATOR INPUT POWER**

P_{OUT} = 0 dBm
f_{LO} = 1960 MHz
Optimized at 0 dBm

Figure 16.

**CARRIER SUPPRESSION
vs
FREQUENCY**

P_{OUT} = 0 dBm
T_A = 25°C
f_{LO} = 1842 MHz
Optimized at 1842 MHz

Figure 17.

TYPICAL CHARACTERISTICS (continued)

CARRIER SUPPRESSION
vs
VCM

Figure 18.

CARRIER SUPPRESSION
vs
SUPPLY VOLTAGE

Figure 19.

CARRIER SUPPRESSION
vs
LOCAL OSCILLATOR INPUT POWER

Figure 20.

SIDEBAND SUPPRESSION
vs
FREQUENCY

Figure 21.

TYPICAL CHARACTERISTICS (continued)

**SIDEBAND SUPPRESSION
vs
VCM**

P_OUT = 0 dBm
T_A = 25°C
f_LO = 1842 MHz
Optimized at 3.7 V

Figure 22.

**SIDEBAND SUPPRESSION
vs
SUPPLY VOLTAGE**

P_OUT = 0 dBm
T_A = 25°C
f_LO = 1842 MHz
Optimized at 5 V

Figure 23.

**SIDEBAND SUPPRESSION
vs
LOCAL OSCILLATOR INPUT POWER**

P_OUT = 0 dBm
T_A = 25°C
f_LO = 1842 MHz
Optimized at 0 dBm

Figure 24.

**CARRIER SUPPRESSION
vs
FREQUENCY**

P_OUT = 0 dBm
T_A = 25°C
f_LO = 2.1 GHz
Optimized at 2.1 GHz

Figure 25.

TYPICAL CHARACTERISTICS (continued)

**CARRIER SUPPRESSION
vs
VCM**

Optimization
Point

P_OUT = 0 dBm
T_A = 25°C
f_LO = 2.1 GHz
Optimized at 3.7 V

VCM – V

G056

Figure 26.

**CARRIER SUPPRESSION
vs
SUPPLY VOLTAGE**

Optimization
Point

P_OUT = 0 dBm
T_A = 25°C
f_LO = 2.1 GHz
Optimized at 5 V

V_CC – Supply Voltage – V

G057

Figure 27.

**CARRIER SUPPRESSION
vs
LOCAL OSCILLATOR INPUT POWER**

Optimization
Point

P_OUT = 0 dBm
T_A = 25°C
f_LO = 2.1 GHz
Optimized at 0 dBm

P_LO – Local Oscillator Input Power – dBm

G055

Figure 28.

**SIDEBAND SUPPRESSION
vs
FREQUENCY**

Optimization
Point

P_OUT = 0 dBm
T_A = 25°C
f_LO = 2.1 GHz
Optimized at 1842 MHz

f_LO – Frequency – MHz

G058

Figure 29.

TYPICAL CHARACTERISTICS (continued)

SIDEBAND SUPPRESSION
vs
VCM

Optimization Point

SS – Sideband Suppression – dBc

P_{OUT} = 0 dBm
T_A = 25°C
f_{LO} = 2.1 GHz
Optimized at 3.7 V

VCM – V

G060

Figure 30.

SIDEBAND SUPPRESSION
vs
SUPPLY VOLTAGE

SS – Sideband Suppression – dBc

Optimization Point

P_{OUT} = 0 dBm
T_A = 25°C
f_{LO} = 2.1 GHz
Optimized at 5 V

V_{CC} – Supply Voltage – V

G061

Figure 31.

SIDEBAND SUPPRESSION
vs
LOCAL OSCILLATOR INPUT POWER

Optimization Point

SS – Sideband Suppression – dBc

P_{OUT} = 0 dBm
T_A = 25°C
f_{LO} = 2.1 GHz
Optimized at 0 dBm

P_{LO} – Local Oscillator Input Power – dBm

G059

Figure 32.

P1dB
vs
FREQUENCY

−40°C

P1dB – dBm

25°C

85°C

f_{LO} – Frequency – MHz

G019

Figure 33.

TYPICAL CHARACTERISTICS (continued)

OUTPUT POWER FLATNESS
vs
FREQUENCY (P_{OUT} = 0, −10 dBm NOMINAL)

Figure 34.

OUTPUT POWER FLATNESS
vs
VCM (P_{OUT} = 0 dBm NOMINAL)

Figure 35.

OUTPUT POWER FLATNESS
vs
LO INPUT POWER (P_{OUT} = 0 dBm NOMINAL)

Figure 36.

OUTPUT POWER FLATNESS
vs
SUPPLY VOLTAGE (P_{OUT} = 0 dBm NOMINAL)

Figure 37.

TYPICAL CHARACTERISTICS (continued)

OUTPUT POWER FLATNESS
vs
SUPPLY VOLTAGE (P_OUT = 0 dBm NOMINAL)

Figure 38.

OUTPUT POWER FLATNESS
vs
SUPPLY VOLTAGE (P_OUT = 0 dBm NOMINAL)

Figure 39.

IMD3
vs
OUTPUT POWER PER TONE

Figure 40.

2ND USB
vs
FREQUENCY

Figure 41.

TRF3702

TYPICAL CHARACTERISTICS (continued)

**2ND USB
vs
I, Q AMPLITUDE**

Figure 42.

**2ND USB
vs
I, Q AMPLITUDE**

Figure 43.

**2ND USB
vs
I, Q Amplitude**

Figure 44.

**2ND USB
vs
VCM**

Figure 45.

TYPICAL CHARACTERISTICS (continued)

2ND USB
vs
SUPPLY VOLTAGE

Figure 46.

2ND USB
vs
LOCAL OSCILLATOR INPUT POWER

Figure 47.

2ND USB
vs
LOCAL OSCILLATOR INPUT POWER

Figure 48.

2ND USB
vs
LOCAL OSCILLATOR INPUT POWER

Figure 49.

TEXAS INSTRUMENTS
www.ti.com

TYPICAL CHARACTERISTICS (continued)

**3RD LSB
vs
FREQUENCY**

Figure 50.

**3RD LSB
vs
I, Q AMPLITUDE**

Figure 51.

**3RD LSB
vs
I, Q AMPLITUDE**

Figure 52.

**3RD LSB
vs
I, Q AMPLITUDE**

Figure 53.

TYPICAL CHARACTERISTICS (continued)

3RD LSB
vs
VCM

Figure 54.

3RD LSB
vs
SUPPLY VOLTAGE

Figure 55.

3RD LSB
vs
LOCAL OSCILLATOR INPUT POWER

Figure 56.

SUPPLY CURRENT
vs
SUPPLY VOLTAGE

Figure 57.

TEXAS INSTRUMENTS
www.ti.com

TYPICAL CHARACTERISTICS (continued)

NOISE AT 6-MHz OFFSET
vs
OUTPUT POWER

Figure 58.

NOISE AT 60-MHz OFFSET
vs
OUTPUT POWER

Figure 59.

NOISE DISTRIBUTION AT 6-MHz
OFFSET OVER TEMPERATURE

Figure 60.

NOISE DISTRIBUTION AT 6-MHz
OFFSET OVER TEMPERATURE

Figure 61.

TYPICAL CHARACTERISTICS (continued)

NOISE DISTRIBUTION AT 60-MHz
OFFSET OVER TEMPERATURE

Figure 62.

THEORY OF OPERATION

The TRF3702 employs a double-balanced mixer architecture in implementing the direct I, Q upconversion. The I, Q inputs can be driven single-endedly or differentially, with comparable performance in both cases. The common mode level (VCM) of the four inputs (IVIN, IREF, QVIN, QREF) is typically set to 3.7 V and needs to be driven externally. These inputs go through a set of differential amplifiers and through a V-I converter to feed the double-balanced mixers. The ac-coupled LO input to the device goes through a phase splitter to provide the in-phase and quadrature signals that in turn drive the mixers. The outputs of the mixers are then summed, converted to single-ended signals, and amplified before they are fed to the output port RFOUT. The output of the TRF3702 is ac-coupled and can drive 50-Ω loads.

EQUIVALENT CIRCUITS

Figure 63 through Figure 66 show equivalent schematics for the main inputs and outputs of the device.

Figure 63. LO Equivalent Input Circuit

Figure 64. IVIN, QVIN, IREF, QREF Equivalent Circuit

Figure 65. RFOUT Equivalent Circuit

Figure 66. Power-Down (PWD) Equivalent Circuit

APPLICATION INFORMATION

DRIVING THE I, Q INPUTS

There are several ways to drive the four baseband inputs of the TRF3702 to the required amplitude and dc offset. The optimal configuration depends on the end application requirements and the signal levels desired by the designer.

The TRF3702 is by design a differential part, meaning that ideally the user should provide fully complementary signals. However, similar performance in every respect can be achieved if the user only has single-ended signals available. In this case, the IREF and QREF pins just need to have the VCM dc offset applied.

Implementing a Single-to-Differential Conversion for the I, Q inputs

In case differential I, Q signals are desired but not available, the THS4503 family of wideband, low-distortion, fully differential amplifiers can be used to provide a convenient way of performing this conversion. Even if differential signals are available, the THS4503 can provide gain in case a higher voltage swing is required. Besides featuring high bandwidth and high linearity, the THS4503 also provides a convenient way of applying the VCM to all four inputs to the modulator through the VOCM pin (pin 2). The user can further adjust the dc levels for optimum carrier suppression by injecting extra dc at the inputs to the operational amplifier, or by individually adding it to the four outputs. Figure 67 shows a typical implementation of the THS4503 as a driver for the TRF3702. Gain can be easily incorporated in the loop by adjusting the feedback resistors appropriately. For more details, see the THS4503 data sheet at www.ti.com.

APPLICATION INFORMATION (continued)

S0005-02

Figure 67. Using the THS4503 to Condition the Baseband Inputs to the TRF3702 (I Channel Shown)

APPLICATION INFORMATION (continued)

DRIVING THE LOCAL OSCILLATOR INPUT

The LO pin is internally terminated to 50 Ω, thus enabling easy interface to the LO source without the need for external impedance matching. The power level of the LO signal should be in the range of −6 dBm to 6 dBm. For characterization purposes, a power level of 0 dBm was chosen. An ideal way of driving the LO input of the TRF3702 is by using the TRF3750, an ultralow-phase-noise integer-N PLL from Texas Instruments. Combining the TRF3750 with an external VCO can complete the loop and provide a flexible, convenient, and cost-effective solution for the local oscillator of the transmitter. Figure 68 shows a typical application for the LO driver network that incorporates the TRF3750 integer-N PLL synthesizer into the design. Depending on the VCO output and the amount of signal loss, an optional gain stage may be added to the output of the VCO before it is applied to the TRF3702 LO input.


Figure 68. Typical Application Circuit for Generating the LO Signal for the TRF3702 Modulator

PCB LAYOUT CONSIDERATIONS

The TRF3702 is a high-performance RF device; hence, care should be taken in the layout of the PCB in order to ensure optimum performance. Proper decoupling with low-ESR ceramic chip capacitors is needed for the VCC supplies (pins 6 and 10). Typical values used are in the order of 1 pF parallel to 0.1 μF, with the lower-valued capacitors placed closer to the device pins. In addition, a larger tank capacitor in the order of 10 μF should be placed on the supply line as layout permits. At least a 4-layer board is recommended for the PCB. If possible, a solid ground plane and a ground pour is also recommended, as is a power plane for the supplies. Because the balance of the four I, Q inputs to the modulator can be critical to device performance, care should be taken to ensure that the trace runs for all four inputs are equal in length. In the case of single-ended drive of the I, Q inputs, the two unused pins IREF and QREF are fed with the VCM dc voltage only, and should be decoupled with a 0.1-μF capacitor (or smaller). The LO input trace should be minimized in length and have controlled impedance of 50 Ω. No external matching components are needed because there is an internal 50-Ω termination. The RFOUT pin should also have a relatively small trace to minimize parasitics and coupling, and should also be controlled to 50 Ω. An impedance-matching network can be used to optimize power transfer, but is not critical. All the results shown in the data sheet were taken with no impedance matching network used (RFOUT directly driving an external 50-Ω load).

The exposed thermal and ground pad on the bottom of the TRF3702 should be soldered to ground to ensure optimum electrical and thermal performance. The landing pattern on the PCB should include a solid pad and 4 thermal vias. These vias typically have 1,2-mm pitch and 0,3-mm diameter. The vias can be arranged in a 2×2 array. The thermal pad on the PCB should be at least 1,65×1,65 mm. A suggested layout is shown in Figure 69.

APPLICATION INFORMATION (continued)


M0002-01

Figure 69. Board Layout for the TRF3702 Device

IMPLEMENTING A DIRECT UPCONVERSION TRANSMITTER USING A TI DAC

The TRF3702 is ideal for implementing a direct upconversion transmitter, where the input I, Q data can originate from an ASIC or a DAC. Texas Instruments' line of digital-to-analog converters (DAC) is ideally suited for interfacing to the TRF3702. Such DACs include, among others, the DAC290x series, DAC5672, and DAC5686.

This section illustrates the use of the DAC5686, which offers a unique set of features that make interfacing to the TRF3702 easy and convenient. The DAC5686 is a 16-bit, 500 MSPS, 2×–16× interpolating dual-channel DAC, and it features I, Q adjustments for optimal interface to the TRF3702. User-selectable, 11-bit offset and 12-bit gain adjustments can optimize the carrier and sideband suppression of the modulator, resulting in enhanced performance and relaxed filtering requirements at RF. The preferred mode of operation of the DAC5686 for direct interface with the TRF3702 at baseband is the dual-DAC mode. The user also has the flexibility of selecting any one of the four possible complex spectral bands to be fed into the TRF3702. For details on the available modes and programming, see the DAC5686 data sheet available at www.ti.com.

Figure 70 shows the DAC5686 in dual-DAC mode, which is best-suited for zero-IF interface to the TRF3702. In this mode, a seamless, passive interface between the DAC output and the input to the modulator is used, so that no extra components are needed between the two devices. The optimum dc offset level for the inputs to the TRF3702 (VCM) is approximately 3.7 V. The output of the DAC should be centered around 3.3 V or less (depending on signal swing), in order to ensure that its output compliance limits are not exceeded. The resistive network shown in Figure 70 allows for this dc offset transition while still providing a dc path between the DAC output and the modulator. This ensures that the dc offset adjustments on the DAC5686 can still be applied to optimize the carrier suppression at the modulator output. The combination of the DAC5686 and the TRF3702 provides a unique signal-chain solution with state-of-the-art performance for wireless infrastructure applications.

APPLICATION INFORMATION (continued)

S0010-02

Figure 70. DAC5686 in Dual-DAC Mode With Quadrature Modulator

GSM Applications

The TRF3702 is ideally suited for GSM applications, because it combines high linearity with low noise levels. Figure 60 and Figure 61 show the distribution of noise vs output power for the TRF3702 over the entire recommended temperature range. The level of noise attained in combination with the superior IMD3 performance shown in Figure 40 means that the user can reach superior levels of C/N while maintaining high linearity. This combination offers the capability of delivering low levels of EVM, meeting the stringent requirements imposed by the GSM/EDGE standards. Figure 71 shows the spectral mask compliance for the device versus channel power, for both 400-kHz and 600-kHz offsets.

APPLICATION INFORMATION (continued)

**GMSK SPECTRAL PERFORMANCE
vs
CHANNEL POWER**

Figure 71.

WCDMA Applications

The TRF3702 is also optimized for WCDMA applications, where both adjacent-channel power ratio (ACPR) and noise density are critically important. Figure 62 shows the noise performance of the modulator at a 60-MHz offset over temperature. In addition, Figure 72 shows the 60-MHz offset noise measured at the output of the TRF3702 versus WCDMA channel power. Using Texas Instruments' DAC568x series of high-performance digital-to-analog converters in the configuration depicted in Figure 70, state-of-the-art levels of ACPR have been measured. In each case, test model 1 was used with 64 active channels as the baseband input to the TRF3702. Figure 73 shows the performance attained for a single WCDMA carrier at 2.14 GHz, with a measured ACPR of 71.2 dBc for a channel power of −14 dBm. This unprecedented level of ACPR along with the low levels of noise at 60-MHz offset makes the TRF3702 an optimum choice for such applications. Figure 74 shows the single-carrier WCDMA ACPR performance versus channel power; it is important to note that even at high output power levels, the TRF3702 maintains great linearity, offering 64 dBc of ACPR at an output-channel power of −8 dBm.

APPLICATION INFORMATION (continued)

NOISE AT 60-MHz OFFSET
vs
**WCDMA CHANNEL POWER**

G068

Figure 72.

SINGLE-CARRIER WCDMA PERFORMANCE

f_{LO} = 2140 MHz
Channel Power = −14 dBm
ACPR = 71.2 dBc

G067

Figure 73.

**SINGLE-CARRIER WCDMA ACPR**
vs
CHANNEL POWER

G068

Figure 74.

APPLICATION INFORMATION (continued)

The TRF3702 can also be used for multicarrier applications, as is illustrated in Figure 75. For a 4-carrier case at a total output power of −16.7 dBm, an ACPR of almost 63 dBc can be reached. Figure 76 shows the ACPR profile for a 4-carrier WCDMA application versus per-carrier channel power. Further improvements in performance can be achieved by including a low-pass filter between the output of the DAC and the input to the TRF3702, based on the frequency planning and specific requirements of a given design. The combination of the TRF3702, the DAC568x, and the TRF3750 provides a unique signal-chain chipset capable of delivering state-of-the-art levels of performance for the most challenging WCDMA applications.

FOUR-CARRIER WCDMA ACPR PERFORMANCE

f_{LO} = 2140 MHz
Total Carrier Power = −16.7 dBm
ACPR = 62.8 dBc
ALT ACPR = 63.7 dBc

G069

Figure 75.

FOUR-CARRIER WCDMA ACPR
vs
CHANNEL POWER (PER CARRIER)

G070

Figure 76.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the Quad Flatpack No-Lead (QFN) package and how to take advantage of its heat dissipating abilities, refer to Application Report, *Quad Flatpack No-Lead Logic Packages*, Texas Instruments Literature No. SCBA017 and Application Report, *56-Pin Quad Flatpack No-Lead Logic Package*, Texas Instruments Literature No. SCEA032. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

NOTE: All linear dimensions are in millimeters

QFND049

Exposed Thermal Pad Dimensions

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
TRF3702IRHC	ACTIVE	QFN	RHC	16	92	None	CU	Level-2-235C-1 YEAR
TRF3702IRHCR	ACTIVE	QFN	RHC	16	3000	None	CU	Level-2-235C-1 YEAR

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
None: Not yet available Lead (Pb-Free).
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RHC (S−PQFP−N16) (CUSTOM PACKAGE)   PLASTIC QUAD FLATPACK

$\dfrac{4,15}{3,85}$ — A

B

$\dfrac{4,15}{3,85}$

16

1

2

PIN 1 INDEX AREA
TOP AND BOTTOM

$\dfrac{1,00}{0,80}$

0,20 NOMINAL
LEAD FRAME

0,08 | C

SEATING PLANE

$\dfrac{0,05}{0,00}$

C

$16X\ \dfrac{0,725}{0,525}$

0,80

2

1

5

16

9

EXPOSED THERMAL PAD

D

12

$16X\ \dfrac{0,435}{0,315}$ ⊕ | 0,10 | Ⓜ

BOTTOM VIEW

4204353/B 12/2004

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
　　　　　 B.   This drawing is subject to change without notice.
　　　　　 C.   QFN (Quad Flatpack No−Lead) Package configuration.
　　　　⚠ D   The package thermal pad must be soldered to the board for thermal and mechanical performance.
　　　　　　　　See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

**TEXAS
INSTRUMENTS**
www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated