
Digital Stereo 10-Band Graphic Equalizer Using the DSP56001



Digital Stereo 10-Band Graphic Equalizer Using The DSP56001

INTRODUCTION

A stereo 10-band graphic equalizer implemented with the DSP56001 is discussed in this application note. The theory behind the infinite impulse response (IIR) algorithm used to perform the bandpass filtering is examined briefly. The connection between the analog passive filter and the digital IIR filter is presented. Similar analytical techniques are employed to characterize the filter response in both the analog and digital domains. Exact algebraic expressions are derived relating center frequency (f_0), quality factor (Q_0), gain (Q_0), and phase angle (Q_0) to the IIR coefficients. For frequencies much lower than one-half of the sample frequency, the gain and phase equations reduce to a simple form (symmetric over the logarithm of frequency), which is equivalent to those describing the resistor-capacitor-inductor (RCL) network of Figure 1(a). The IIR coefficients are easily obtained by evaluating these formulas based on a quality factor, center frequency, and center frequency (resonant frequency) gain (Q_0). A graphic equalizer is composed of parallel filters with identical quality factor and center frequencies based on equal intervals of the log of frequency. Intervals differing by a factor of two (octaves) and ranging from 31 Hz to 16 kHz were chosen, thus covering most of the audio spectrum.




Figure 1(a). Analog Passive RCL Bandpass Network

The effect of coefficient quantization is shown to be severe for word size less than 24 bits. An approximate formula is derived to calculate the allowed quantized frequency bands as a function of the coefficient word length. The lowest allowed band for 16-bit coefficient word length is 54.8 Hz (using the transfer function of Equation (4)); whereas, it is 3.4 Hz for 24-bit cofficient word length. These results agree with those predicted by the "Filter Design & Analysis System" filter design software.

A hardware interface to a SONY 650ESD compact disk player utilizing the DSP56000/1's synchronous serial interface (SSI) port is described, thus yielding an all-digital graphic-equalizer system (i.e., analog-to-digital converter (ADC) and digital-to-analog converter (DAC) are not needed). This project demonstrates the use of the SSI port for receiving and transmitting data, the implementation of a set of parallel second-order IIR filters, and an example of a low-cost, memory-port bootstrap EPROM/DSP56001 system.

©MOTOROLA INC., 1988 APR2

FILTER ANALYSIS

The fundamental filter used is a bandpass, single-response pole, second-order IIR filter. (Even though two poles appear inside the unit circle in the z-plane, only one pole lies between 0 and π , the region of valid operation.) The filter center frequency, f_0 , and the bandwidth, Δf , can be adjusted through software control. The primary advantage of this second-order digital filter is the minimal number of instructions (a total of four adds and multiplies) needed to implement the algorithm.

THE PASSIVE SERIES RESONANT NETWORK

To describe the characteristics of the digital filter, the equivalent analog passive RCL bandpass network (Figure 1(a)) will be examined. By straightforward voltage divider analysis, the transfer function can be written as follows:²

$$\frac{V_o}{V_i} = \frac{R}{R + j(\Omega L - 1/\Omega C)}$$
 (1a)

where $\Omega = 2\pi f$. The gain is the magnitude of Equation (1a):

$$G(\Omega) = \left[1 + \Omega^2 \left(\frac{\Omega^2 - \Omega_0^2}{\Omega\Omega_0}\right)^2\right]^{-\frac{1}{2}}$$
 (1b)

where $\Omega_0 = (LC)^{-1/2}$ and $\Omega = \Omega_0$ L/R. The phase angle, ϕ , is found by taking the ratio of the imaginary to real parts of the transfer function of Equation (1a):

$$\phi = \tan^{-1} \left[\Omega \left(\frac{\Omega_0^2 - \Omega^2}{\Omega \Omega_0} \right) \right]$$
 (1c)

The equivalent s-plane expression is calculated by substituting $s = j\Omega$:

$$H(s) = \frac{Rs}{Rs + Ls^2 + 1/C}$$
 (2)

An op-amp active-filter circuit with essentially the same response as the passive RCL network is shown in Figure 1(b).³ This active filter has several advantages over the passive network in that it eliminates the inductor; it is essentially isolated from input and output loading and can provide signal gain to the system.




Figure 1(b). Op-Amp Active Bandpass Filter

A digital-transfer-function representation of Equation (2) may be obtained by applying the bilinear transformation:^{4,5}

$$s = \frac{2}{T} \left(\frac{1 - z^{-1}}{1 + z^{-1}} \right) \tag{3a}$$

where $z=e^{j\theta}$, $\theta=\omega T$, and T is the sample period (see Figure 2). Equation (3a) can also be expressed as follows:

$$\Omega = \frac{2}{T} \tan(\theta/2) \tag{3b}$$

using the definitions of s and z. Substituting Equation (3a) into Equation (2) yields the z-plane transfer function:

$$H(z) = \frac{\alpha(1-z^{-2})}{\frac{1}{2}-\gamma z^{-1}+\beta z^{-2}}$$
 (4)

where the coefficients, α , β , and γ , are related to R, C, and L by

$$\alpha = \frac{RT/2}{T^2/2C + RT + 2L} \tag{5a}$$

$$\gamma = \frac{2L - T^2/2C}{T^2/2C + RT + 2L} \tag{5b}$$

$$\beta = \frac{T^2/4C - RT/2 + L}{T^2/2C + RT + 2L}$$
 (5c)

The nonlinear relationship between the analog domain frequency, Ω , and the digital domain frequency, ω , as shown by Equation (3b), is often referred to as the frequency warp.⁶ As the frequency starts from zero, both Ω and ω are approximately equal, since the $\tan\theta \approx \theta$ for small angles. However, as Ω approaches infinity, ω approaches $2\pi f_s/2$. In this particular




Figure 2. Standard Sampled Data, x(n)

application, most of the interesting and useful frequencies satisfy the small angle approximation (SAA) where $\theta < \pi/4$. Thus, using the SAA simplifies the digital analysis, and a direct correspondance to the analog RCL network of Figure 1(a) is established. Although the SAA indeed simplifies the analysis, it must be used very carefully in derivations because the nature of this IIR filter depends on very small differences of numbers. If not used correctly, the SAA can mask out these differences and give totally erroneous results.

THE DIFFERENCE EQUATION

To implement the transfer function from Equation (4) as an IIR filter, it is first necessary to transform it to a difference equation in the discrete time domain. In this form, the filter can be directly implemented in software. Applying the inverse z-transform operator, Z^{-1} , to Equation (4), yields the following:⁷

$$Z^{-1}\{H(z)\} = Z^{-1}\{Y(z)/X(z)\}$$
 (6a)

$$Z^{-1}\{Y(z)[\frac{1}{2}-\gamma z^{-1}+\beta z^{-2}]\} = Z^{-1}\{X(z)[\alpha(1-z^{-2})]\}$$
 (6b)

The time-delay property of the z-transform can be stated as follows:

$$X(z)z^{-m} = Z\{[x(n-m)]\}$$
 (7)

where n is the discrete time index variable associated with continuous time sampling at a rate T (see Figure 2). Evaluating Equation (6b), using the property of Equation (7), gives the final IIR difference equation:

$$y(n) = 2\{\alpha[x(n) - x(n-2)] + \gamma y(n-1) - \beta y(n-2)\}$$
(8)

The coefficients, α , β , and γ , in the difference equation (Equation (8)) are used to adjust the filter response (gain and phase as a function of frequency). The representation of the time-varying data is based on standard notation used in digital filter theory. 8,9,10 Thus, x(n) is the current sampled data represented as an N-bit signed fraction; x(n-1) is the previous data word; and x(n-2) is the data word previous to x(n-1). The n is the time index where it is assumed that the sample period, T, is constant and is related to the sample frequency, f_s , by $T=1/f_s$. For example, the time between x(n) and x(n-2) is 2T. Sampled values of the input signal are only collected at integral multiples of T (i.e., the x(n)'s are standard sampled/digitized data).

The y(n) is similar to the input data, x(n), but is instead the output data from the difference equation algorithm. As before, y(n) is the current output value; y(n-1) is the previous value; and y(n-2) is the value previous to y(n-1). Even though it is assumed that the input data is a signed fraction (a number between one and minus one), the y(n)'s can be greater than one (or less than minus one) unless scaling is performed to prevent this overflow condition. The choice of fractional values is not essential to proper behavior of the IIR algorithm, but it is a great convenience to both the analysis and the software implementation on the DSP56001.

The coefficients, α , β , and γ , in the difference equation (Equation (8)) are also fractional values (i.e., between one and minus one). As it will later be shown (Equation 15 with $G_0 = 1$), scaling at the output can be controlled by imposing the following condition on two of these three coefficients:

$$\alpha = \frac{1}{4} - \beta/2 \tag{9}$$

MOTOROLA

This formula guarantees that, at the center frequency, the gain is one and the phase difference is zero. In this case, the bandpass filter acts as an attenuation filter (and phase shifter) for all frequencies other than the center frequency. Limiting the gain to one and the input to a fraction scaled to a maximum of one does not always prevent overflow at the output. For example, a square wave with an amplitude excursion from -1 to 1 has a fundamental sine component with an amplitude of $4/\pi$, which is greater than one by about 30 percent. Therefore, care must exercised when specifying gain and dynamic range for filters to prevent distortion.

RESPONSE OF THE DIGITAL FILTER

The gain and phase response can be calculated solely from Equation (4). (The advantage of complex numbers is demonstrated in that both gain and phase information are present in the transfer function.) By definition, the gain is the absolute magnitude of H(z). In the RCL circuit, the gain is simply the ratio of the resistance to the magnitude of the total complex impedance. The ratio of the real to imaginary components of impedance is equal to the tangent of the phase. Likewise, the ratio of real to imaginary components of H(z) is equal to the tangent of the phase for the digital case.

Euler's identity is implemented to ease the calculation of gain, $G(\omega)$, and phase, $\theta(\omega)$:

$$e^{j\theta} = \cos\theta + j\sin\theta \tag{10}$$

The transfer function (Equation (4)) then becomes:

$$H(e^{j\theta}) = \frac{\alpha(e^{j2\theta} - 1)}{\frac{1}{2}e^{j2\theta} - \gamma e^{j\theta} + \beta} = \frac{\alpha(\cos 2\theta - 1) + j\sin 2\theta}{(\frac{1}{2}\cos 2\theta - \gamma\cos \theta + \beta) + j(\frac{1}{2}\sin 2\theta - \gamma\sin \theta)}$$
(11)

where $\theta = \omega T$. For example, $\theta = \pi/2$ would correspond to $f = f_s/4$ (since $\omega = 2\pi f$ and $T = 1/f_s$). If $f_s = 44.1$ kHz (the standard for compact disc digital audio), then $\theta = \pi/2$ would be a frequency of 11.025 kHz.

The filter gain is found by evaluating the following expression:

$$G(\omega) = \left[H(e^{j\theta}) H^*(e^{j\theta}) \right]^{1/2}$$
(12)

and, after some algebraic and trigonometric manipulations, becomes:

$$G(\omega) = \frac{2\alpha \sin\theta}{\{[(\frac{1}{2} - \beta)\sin\theta]^2 + [(\frac{1}{2} + \beta)(\cos\theta - \cos\theta_0)]^2\}^{\frac{1}{2}}}$$
(13)

where

$$\cos\theta_0 = \gamma/(1/2 + \beta) \tag{14}$$

is the filter center frequency.

Examination of the gain in Equation (13) shows several important features:

- The gain, $G(\omega)$, is proportional to α .
- The gain at the center frequency, ω₀, is

$$G_0 = 2\alpha/(1/2 - \beta) \tag{15}$$

as previously noted in Equation (9).

APR2 MOTOROLA

- The bandwidth is adjusted by β (that also effects the center frequency as shown by Equation (14)).
- Equation (13) is symmetric (neglecting the zero at $\theta = \pi$) on a logarithmic scale. This characteristic of the gain can be seen more easily by taking the SAA of Equation (13) where

$$\sin\theta \approx \theta$$
 (16)

and

$$\cos\theta \approx 1 - \theta^2/2 \tag{17}$$

so that

$$G_{a}(\omega) = \frac{G_{0}}{\left[1 + \left(\frac{\frac{1}{2} + \beta}{\frac{1}{2} - \beta}\right)^{2} \left(\frac{\theta_{0}^{2} - \theta^{2}}{2\theta}\right)^{2}\right]^{\frac{1}{2}}}$$
(18)

Substitution of $\theta = k\theta_0$ or $\theta = \theta_0/k$ yields equivalent values of gain, thus proving the gain is symmetric over the log of frequency. The subscript "a" denotes that the SAA was used in that expression.

The phase shift, $\phi(\omega)$, is found from the ratio of the imaginary to real part of H(z) from Equation (11):

$$\tan \phi = \frac{\text{Im}[H(e^{j\theta})]}{\text{Re}[H(e^{j\theta})]}$$
 (19)

After same algebraic and trigonometric manipulations, Equation (19) can be written as

$$\tan \phi = \frac{(1/2 + \beta)(\cos\theta - \cos\theta_0)}{(1/2 - \beta)\sin\theta}$$
 (20)

Applying the SAA simplifies the previous result:

$$\tan \phi_{a} = \frac{(1/2 + \beta)(\theta_{0}^{2} - \theta^{2})}{(1/2 - \beta)2\theta}$$
 (21)

The SAA can be used to approximate the filter center frequency, θ_0 , from Equation (14):

$$\theta_{0_{a}} = \left[\frac{1 + 2\beta - 2\gamma}{\frac{1}{2} + \beta} \right]^{\frac{1}{2}}$$
 (22)

The SAA is accurate within a few precent for angles up to $\pi/4$. (This SAA corresponds to a filter frequency of f<f_s/8.)

The bandwidth of the filter is most easily determined from Equation (18). Generally, two frequencies are considered, one on each side of the center frequency, θ_0 . The gain at each of the frequencies, θ_1 and θ_2 , is equivalent and is commonly chosen so that the value of gain is $G_0/\sqrt{2}$. Since $20log(1/\sqrt{2})=-3$, the bandwidth can be defined as $\Delta\theta=\theta_2-\theta_1$, where $G(\theta_1)=G(\theta_2)=G_0/\sqrt{2}=-3$ dB of the center frequency gain. As previously noted, $\theta_1=\theta_0/k$ and $\theta_2=k\theta_0$ for a filter symmetric about the center frequency over the log of frequency.

The Q of the filter in such a case is as follows:

$$Q = \frac{\theta_0}{\Delta \theta} = \frac{\theta_0}{k\theta_0 - \theta_0/k} = \frac{k}{k^2 - 1}$$
 (23)

where k>1. Since, by definition, the bandwidth is determined at the frequencies corresponding to a gain of $G_0/\sqrt{2}$, using Equation (18), the following term is equal to one:

$$\left(\frac{\frac{1}{2} + \beta_{a}}{\frac{1}{2} - \beta_{a}}\right)^{2} \quad \left(\frac{\theta_{1}^{2} - \theta_{0}^{2}}{2\theta_{1}}\right)^{2} = 1 \tag{24}$$

and using Equation (23) to solve for β_a in terms of Q yields

$$\frac{\frac{1}{2} + \beta_{a}}{\frac{1}{2} - \beta_{a}} = \frac{2}{\theta_{0}} \left(\frac{k}{k^{2} - 1} \right) = 2Q/\theta_{0}$$
 (25)

Rearranging terms results in the final form:

$$\beta_{a} = \frac{Q - \theta_0/2}{2Q + \theta_0} \tag{26}$$

where $\theta_0 = 2\pi f_0/f_s$. The subscript "a" is used to denote that the SAA was used in this derivation (i.e., by definition of Q from Equation (18)).

Solving for γ in Equation (14) gives

$$\gamma = (\frac{1}{2} + \beta)\cos\theta_0 \tag{27}$$

For unity gain at the center frequency, α (Equation (15)) becomes

$$\alpha = (\frac{1}{2} - \beta)/2 \tag{28}$$

Equation (18) now simplifies to the following equation for gain:

$$G_{a}(\omega) = \left[1 + Q^{2} \left(\frac{\theta_{0}^{2} - \theta^{2}}{\theta_{0}\theta}\right)^{2}\right]^{-\frac{1}{2}}$$
(29)

Equation (21) becomes

$$\phi_{\mathbf{a}}(\omega) = \tan^{-1} \left[Q \left(\frac{\theta_0^2 - \theta^2}{\theta_0 \theta} \right) \right]$$
 (30)

Equations (13), (14), (15), and (20) provide a complete, theoretically accurate, concise description of the digital filter response described by the difference equation (Equation (8)). The coefficients, α and γ , can be found from β , θ_0 , and G_0 . β must be determined from the gain (Equation (13)) by picking $G(\theta_1)$ and θ_1 , then finding the value of β from the equality. These four equations are exact and can be used over the entire frequency range from 0 to π .

Equations (26) through (30) provide a simplified set of formulas that are reasonably accurate for $f < f_s/8$ and for unity gain at the center frequency.

APR2 MOTOROLA

ANALYSIS CONSTRAINTS OF THE BILINEAR TRANSFORMATION

THE PASSIVE SERIES RESONANT NETWORK shows how to determine the IIR coefficients from the RCL values of a passive network filter based on the bilinear transformation. This technique is very powerful, especially if the frequencies of interest are much lower than the sample frequency (as is often true in digital audio applications) so that the SAA can be used. The resonant and cutoff frequency and quality factor, Q, of most RCL networks are known or can be easily determined. THE DIFFERENCE EQUATION discusses how to convert the transfer function to a difference equation, which is the final form (for software implementation) of the digital IIR filter. The relationship connecting the R, L, and C values of the analog filter to the coefficients α , β , and γ of the digital filter (from Equations 5a thru 5c) holds true only for frequencies where the SAA is valid. This frequency range makes up the linear region of the bilinear transformation where (from Equation 3b) $\tan \theta \approx \theta$. In this case, a direct correspondence between the response of almost any RCL network and an IIR filter's coefficients can be established, as previously demonstrated for the bandpass filter network. This technique lends itself to audio applications because the response of a network is usually described over the log of frequency. The audio range is basically logarithmic, thus the SAA applies to most of the range of interest since f_s/8 is very close to $f_s/2$ on a log scale (see Figures 11 and 12).

COEFFICIENT QUANTIZATION

Coefficient quantization is an effect that depends solely on the word length of the filter coefficients. Equations (13), (14), and (15) yield values for α , β , and γ for given values of center frequency and bandwidth. These formulas are exact. However, the word size of the variables used to represent the coefficients in the filter algorithm are of finite length. Therefore, only certain discrete values of center frequency, bandwidth, and resonant frequency gain are obtainable.

To analyze the effects of coefficient quantization in this particular digital filter, let N be the number of bits used to represent data in the algorithm. Assuming that the coefficients are fractions, the smallest number that can be represented is therefore (see reference 2):

$$\delta = 2^{-(N-1)} \tag{31}$$

Using Equation (31), β and γ can be represented as follows:

$$\gamma = 1 - n\delta \tag{32a}$$

$$\beta = \frac{1}{2} - m\delta \tag{32b}$$

since $\beta < \frac{1}{2}$ and $|\gamma K|$. This can be easily seen by evaluating the zeros of the transfer function (Equation 4) and then calculating the magnitude of that complex number. The resulting value is the distance from the origin to the pole in the complex plane and is equal to 2β . Now, since the poles must lie within the unit circle $|\gamma| < 1$. Using Equation (14), it can be seen that $|\gamma| < 1$. The integers n and n take on values from 1 to 2^{N-1} . Equation (22) can be written as

$$\theta_0 = \left[\frac{1 + 2(\frac{1}{2} - m\delta) - 2(1 - n\delta)}{\frac{1}{2} + (\frac{1}{2} - m\delta)} \right]^{\frac{1}{2}} = \left[\frac{2(n - m)\delta}{1 - m\delta} \right]^{\frac{1}{2}}$$
(33)

MOTOROLA

By inspection, the lowest nonzero value of θ_0 is with n=2 and m=1. The lowest obtainable frequency is then

$$f_0 = \theta_0 f_s/2\pi = \frac{1}{2\pi} \left[2 \left(\frac{\delta}{1-\delta} \right) \right]^{1/2} = f_s 2^{-N/2}/\pi$$
 (34)

Assuming f_s =44.1 kHz, the lowest obtainable frequency for 16 bits is 54.8 Hz; for 24 bits, it is 3.4 Hz. Clearly, 16 bits does not yield the coefficient accuracy needed to implement filter responses in the low-frequency bands (i.e., 20 to 200 Hz) for audio applications. The 24-bit word length of the DSP56001 is more than enough to ignore coefficient-quantization errors.

HARDWARE DESCRIPTION

The basic hardware description of the SSI and compact disk player interface and a layout of the system are presented in the following paragraphs.

SSI AND COMPACT DISK PLAYER INTERFACE

Figure 3(a) shows the data signals tapped from the compact disk player (CDP). Three of the four signals are clocks. The data line is cut to form two data signals, DATOUT and DATIN. The format of the data is stereo multiplexed (i.e., left-right-left-right. . .). The data length for each channel is 24 bits: 16 of which are significant; the upper eight are sign extended. Since the audio sample frequency used on the CDPs is 44.1 kHz, the bit clock (BITCLK) runs at 48×44.1 kHz=2.1168 MHz. The word clock (WRDCLK) runs at 1/24 of the BITCLK, which is 88.2 kHz; the left-right clock (LRCLK) runs at 44.1 kHz. These signals are tapped from the CDP before the up-samplig section. The format of these signals varies among manufacturers and models; therefore, this particular application should only be used as an example.

The SSI consists of six pins, which are the upper bits of port C (PC3 through PC8):

PC3	SC0	Serial Control 0
PC4	SC1	Serial Control 1
PC5	SC2	Serial Control 2
PC6	SCK	SSI Serial Clock
PC7	SRD	SSI Receive Data
PC8	STD	SSI Transmit Data




Figure 3(a): Signals Tapped from CDP

Four memory-mapped hardware registers control the configuration and operation of the SSI port:

Port C Control Register [X:\$FFE1]
Control Register A [X:\$FFEC]
Control Register B [X:\$FFED]
SSI Status Register [X:\$FFEE]

The port C control register (PCC) is used to select port C pins as SSI or general-purpose input/output (I/O). If all of the SSI pins are to be used, bits 3 through 8 are set (i.e., PCC=\$1F8). The DPS56000/1 code for setting the PCC is as follows:

MOVEP #\$1F8,X:FFE1

where X:\$FFE1 is the memory address of the PCC register. In this particular example, shown in Figure 3(b), the CDP's WRDCLK is connected to SC2, which is configured as a frame sync. A frame then consists of one 24-bit word. The LRCLK is connected to SC0 as a serial input flag whose status can be determined by polling the SSI status register, bit 0 (IF0), shown in Figure 4.

The immediate value of #\$6000 is loaded into control register A for this particular implementation. This sets the word length to 24, ignores the clock prescaler (because an external clock is used), and selects the normal mode.

Control register B is loaded with #\$B200, which chooses synchronous mode, enables the receive and transmit shift registers, arms the receive interrupt, and sets the serial pins to inputs (SC0, SC1, SC2, and SCK). Note that the frame sync length is set to a word frame, which may at first appear to violate the SSI operation. However, since the frame sync is external, the actual sampling of the frame occurs during the first SSI clock cycle of the frame sync clock.




Figure 3(b). CDP to SSI Interface




Figure 4. Read-Only SSI Status Register (X:\$FFEE)




Figure 5. SSI Control Register A (X:\$FFEC)




Figure 6. SSI Control Register B (X:\$FFED)

BLOCK DIAGRAM

The block diagram of Figure 7 shows the basic hardware layout of the system. The EPROM's data is loaded into the DSP56001 P:RAM upon powerup (or reset). Slide potentiometers, one for each frequency band, are multiplexed into an 8-bit ADC. The value of the voltage from each slide potentiometer is proportional to the gain used to multiply the particular bandpass filter response. Figure 8 is a complete schematic diagram of the system. The analog multiplexers used are three 4051, 8:1 MUXs. The address is generated by latching a 7-bit address with a 74LS374 octal D-type latch off the DSP56001's data bus. The ADC read enable is generated by ANDing the read (RD) and data strobe (DS) from the DSP56001; the MUX select enable is generated by ANDing write (WR) and data strobe (DS). With this particular system, only 20 slide potentiometers are used for setting frequency response; one is used for master volume. Therefore, a total of 21 channels of the MUX are used, resulting in only three of the four 4051s being used.

Data received at the SSI port initiates an interrupt every 11.3 ms (the inverse of 88.2 kHz). This is the rate at which 24 bits are read, corresponding to a complete word of data from the left or the right channels. SCO (the LRCLK) is then polled to determine which channel




Figure 7. Block Diagram of DPS56001 Graphic Equalizer

needs processing. (In an optimized configuration, the LRCLK can also be used as the frame sync, using the network mode, where a frame consists of two 24-bit words, thus eliminating the need for the WRDCLK.) The received word is processed by the 10 parallel IIR filters, corresponding to the 10 left slide potentiometers or the 10 right slide potentiometers, and then transmitted back to the CDP. The CDP's DAC receives the data a total of two words later; thus, a latency of two sample periods has been introduced. This latency does not cause any undesirable effects since everything becomes delayed by the same amount. Jumpering the DATIN to DATOUT will completely bypass the DSP56001 system and eliminate the delay (useful as the standard bypass mode of an audio equalizer). Equivalently,




Figure 8. Schematic Diagram of DSP56001 Graphic Equalizer

later; thus, a latency of two sample periods has been introduced. This latency does not cause any undesirable effects since everything becomes delayed by the same amount. Jumpering the DATIN to DATOUT will completely bypass the DSP56001 system and eliminate the delay (useful as the standard bypass mode of an audio equalizer). Equivalently, the bypass mode can be achieved by receiving the data at the SSI and then transmitting the same data without processing (also a useful technique for debugging).

ALGORITHM AND SOFTWARE

The following paragraphs discuss the filter algorithm and the final implementation of the DSP56000/1 code.

FILTER ALGORITHM

Figure 9(a) shows a high-level implementation of the difference formula of Equation (8). The array indexes I, J, and K are modulo 3 (i.e., they will only contain the values 0, 1, and 2). The current value and previous two values of data are stored in a cyclic buffer (arrays X and Y). Figure 9(b) shows the input array, X, for the first four sample times. The output array, Y, is treated in a similar fashion.

```
I = 0
    A = ALPHA
                  X(1) = 0
    B = BETA
                                Y(0) = 0
    C = GAMMA
100 READ ADC
    X(I) = ADC
    J = I - 2
                  IF J < 0 THEN J = J+3
                  IF K < 0 THEN K = K+3
    K = I-1
    Y(I) = 2 * (A * (X(I) - X(J)) + C * Y(K) - B * Y(J))
    OUTPUT Y(I) TO DAC
    I = I + 1
                   IF I > 2 THEN I = 0
    GOTO 100
```

Figure 9(a). IIR Filter Algorithm (Equation (8))
Coded in a High-Level Language

t=2
K = 0 x(n-1) = ADC1
$I = 1 \times (n) = ADC2$
$J = 2 \times (n-2) = 0$
t = 4
I = 0 x(n) = ADC4
J = 1 x(n-2) = ADC2
$K = 2 \times (n-1) = ADC3$

Figure 9(b), IIR Data Arrays During First Four Iterations

APR2

The equivalent DSP56000 code to perform the IIR filter difference equation is shown as follows:

MOVE	X:ADC,B			;Read external ADC.
MOVE	B,Y:(R5)			;Store ADC value in
				; cyclic buffer as x(n).
CLR	В	X:(R0)+,X0	Y:(R4)+,Y0	;Get β and $y(n-2)$.
MAC	– X0,Y0,B	X:(R0) + X0	Y:(R5) + ,Y0	$;B=B-\beta y(n-2).$
MAC	X0,Y0,B		Y:(R5),Y0	$;B=B+\alpha x(n).$
MAC	X0,Y0,B	$X:(R0) + X_0$	Y:(R4)+,Y0	$;B=B-\alpha x(n-2).$
MACR	X0,Y0,B			$B = B + \gamma y(n-1)$.
MOVE	B,Y:(R4) -			;Store result in cyclic
				; buffer as y(n).
MOVE	B,X:DAC			;Write y(n) to external
				: DAC.

The code would often be an interrupt routine where the interrupt is activated by an external sample rate clock (such as a CDP). The first two instructions read the data from a memory-mapped ADC and store the data in the x(n) array. The next five instructions perform the four multiply/accumulates necessary to implement the difference equation. The last two instructions store the result in y(n) and the memory-mapped DAC. The index registers, R0, R4, and R5, point to the coefficient table, y(n), and x(n), respectively (see Figure 10). Index registers, R0, R4, and R5, are modulo 3 as are the indexes I, J, and K in the high-level language example.




Figure 10. IIR Filter Data Structures

The theoretically minimum execution time is determined by the number of terms in the difference equation (four in this case), which equate to the number of multiply/accumulates necessary to calculate y(n). The actual execution time depends how the data is stored, indexed, and manipulated, which is largely application dependent. The following code demonstrates the same filter done in four instructions (neglecting I/O). The tradeoff is in the number of data ALU registers used (see reference 5).

IVIOVE	A.ADG, I I			•
MPY	- X0,Y0,B	X:(R0) - ,X0	B,Y0	$B = -\beta y(n-2)$
MAC MAC	X0,Y0,B X0,Y1,B	X:(R0) – ,X0	Y1,Y:(R5)+ Y:(R5),Y1	;B=B+ γ y(n-1) ;B=B+ α x(n)
MACR	– X0,Y1,B	X:(R0)-,X0	1.(110),11	$;B=B-\alpha x(n-2)$
MOVE	B,X:DAC			

APR2 MOTOROLA

Register Y1 is now used in addition to X0 and Y0. Also, X0, Y0, and B must not be modified before the next call to this routine. Numerous ways exist to code the difference equation; it cannot be done in fewer instructions then the number of terms. The details are then up to tradeoff considerations for the remainder of the software system.

FINAL IMPLEMENTATION OF THE DSP56000/1 CODE

To construct a graphic equalizer, a set of 10 IIR bandpass filters are used in parallel for each of the stereo audio channels. Using 1 kHz as a starting point, successively dividing down by two to 31 Hz, and successively multiplying by two up to 16 kHz, a 10-band octave response is generated. The coefficients for the lower eight bands are easily determined by means of Equations (26) through (30). Equations (13), (14), (15), and (20) are used for the highest two bands. Unity gain at the center frequency is chosen, and a quality factor, Q, is arbitrarily selected to be 1.4. Table 1 lists the 10 sets of coefficients used to generate the response curves shown in Figure 11. The pole/zero plot of Figure 12 shows the location of the poles for all 10 bands. The response curve is not the final response of the system, but shows the response of each individual filter superimposed on the same graph. The total audio response would be the summation of each filter, where the gain of each can independently vary from g_{LO} to g_{HI} (where g<0 represents a phase change of π).

IIR Coefficients Center Frequency α В 31 0.498425074 0.998415336 0.000787462865 62 0.00157244917 0.496855102 0.996816209 125 0.00316016172 0.493679677 0.993522095 250 0.00628062774 0.487438745 0.986812425 500 0.0124054279 0.475189144 0.972715729 1000 0.0242101804 0.451579639 0.941937749 2000 0.0461841095 0.407631781 0.871031797 4000 0.0845577687 0.330884463 0.699565951 8000 0.1199464 0.2601072 0.3176087 16000 0.159603 0.1800994 -0.4435172

Table 1. 10-Band Bandpass IIR Coefficients

The primary difference between the analog filter versus the digital response is the zero at $f_s/2$. Anything above this frequency is not allowed, because it would violate the basic sampling theorem that says all frequencies must be lower than half of f_s to prevent aliasing. This zero causes the higher frequency bands to be asymmetric over the logarithm of frequency. The SAA formulas derived previously must be used cautiously, or not at all, at these higher frequencies ($\theta > \pi/4$ or $f > f_s/8$). The exact formulas (Equations (13), (14), (15), and (20)) should be used at the high frequencies. Mathematically, this zero is the consequence of mapping $s = j\Omega$, the infinite axis, into the finite unit circle of the z-plane (Equation (3)). This zero at $\theta = \pi$ is the same zero found at $\Omega = \inf \inf t$ with the analog filter. As evidenced by the frequency warping (Equation (3b)), both the analog frequency, Ω , and the digital frequency, ω , start at zero, but as Ω approaches infinity, f approaches $f_s/2$. However, with the SAA, both the analog and digital frequencies are equal, since $tan\theta \approx \theta$ for θ small.

MOTOROLA APR2




Figure 11. 10-Band Bandpass IIR Filter Response

Figure 13 shows the total algorithmic system for the graphic equalizer. Each block labeled Fi is one IIR filter; gi is the gain coefficient set by the ith potentiometer that scales Fi. Because of the direct through-path, the condition of all gi's equal to zero produces a flat response (the output is due only to the direct path from the input). The passthrough gain at 2^{-2} is required to scale the g_i 's so that g_i 's a fraction. All g_i 's equal to one will essentially produce a gain of five ($\sim +14$ dB). However, this gain will not be exactly flat since ripple is produced in the response curve due to the finite number and quality factor, Q, of each band (also true of analog equalizers). All g_i 's set to -0.2 will produce an overall gain of 0.2 (\sim -14 dB); again there will be ripple in the response.

The scaling of the data, shown in Figure 13, is done for several reasons. First, the multiplication of the input data by 28 normalizes the data (the input is 16-bit data signextended to 24 bits). This technique will minimize word-length and roundoff error effects in the IIR blocks. Second, the left shift by two (22) after volume scaling compensates for the pass-through gain of 2^{-2} (normalizes the data) so that anything above 24 bits will be limited rather than truncated. The final multiplication by 1/256 (2⁻⁸) shifts the data back to its original 16-bit (sign-extended to 24-bit) format.

The execution time for each IIR block (as implemented in this example) is 0.7 µs. For all 10 filters of one channel, the total time is 7 µs. Adding in approximately 4 µs for volume scaling, limiting, receiving and transmitting to the SSI, etc. gives a total execution time of 11 μ s. Since the interrupt period is $(\frac{1}{f_s} \times \frac{1}{2}) = 11.3 \mu$ s, the control-panel polling portion of the software is executed for 0.3 µs for every 11.3 µs. The ratio represents a duty cycle of two percent for slide potentiometer input and 98 percent for audio processing. However, this data cycle poses no problem in that the front panel settings are changed slowly with respect to the 44.1-kHz sample rate of the digital audio.

As discussed previously, the minimum number of instructions (thus, the minimum execution time) is four since the filters have only four coefficients (i.e., terms). Although the example described in this application note is not the minimum design, it was chosen for its simplicity. There are numerous ways to optimize the algorithm (at the expense of simplicity, memory, etc.) to approach the theoretical limit of 0.4 µs per IIR filter. The difference equation (Equation (8)), which is a direct form 1 representation, can be expressed in other forms such as direct form 2 (or the canonical direct). 12 Other forms have advantages, such as better stability due to roundoff or overflow, or may use less memory due




Figure 12. 10-Band Pole/Zero Plot

APR2




Figure 13. Data-Flow Diagram Showing Implementation of IIR Graphic Equalizer with the DSP56001

to storing filter states rather than storing input and output states. Regardless of the method used to implement the transfer function, the optimized execution time is simply the number of multiply/adds needed to calculate the difference equation. In practice, it may not be possible to approach this minimum because of addressing and data manipulation constraints. Because of the parallel moves allowed with the DSP56000/1, it is much easier to solve these indexing and data-move tasks. Generally, a good IIR design is one in which the total number of instructions is one plus the number of terms in the difference equation. This design allows one instruction cycle to set up data before beginning the MAC operations.

Flowcharts of the basic software algorithm that comprises the graphic equalizer are shown in Figure 14. The software is composed of two independent routines: the slide potentiometer scan routine and the sample/processing interrupt routine. The scan routine (Figure 14(a)) scans 21 slide potentiometers, reduces the 8-bit value to 5 bits (to reduce the size of the lookup table), and uses that value as an index into a gain table. The value from the gain table is stored as the g_i's for use by the sample/process routine. The slide potentiometer scan routine executes for approximately two percent of the total time.

Figure 14(b) shows the sample/process routine, which is executed via the SSI receive interrupt every 11.3 μs . This routine consists of two nearly identical sections, one for left-channel and one for right-channel servicing. The channel requested is determined by the SCO flag on the SSI port, which is tied directly to the CDP's LRCLK. Data is received from the SSI port, processed by the filter algorithm (previously shown in Figure 13), scaled by the volume control, and transmitted back to the CDP, all in less than the sample time window of 11.3 μs . This routine is executed for 98 percent of the time.




Figure 14(a). Algorithm Flowchart for Slide Potentiometer Scan Routine (Main Program)




Figure 14(b). Algorithm Flowchart for CDP Interface and IIR Filter Processing (Interrupt Routine)

FOOTNOTES

- 1"Filter Design & Analysis System," chp. 2, p. 15.
- ²Brophy, *Basic Electronics*, pp. 88-92.
- ³Lancaster, Active Filter Cookbook, pp. 10-18.
- ⁴Oppenheim and Schafer, *Digital Signal Processing*, pp. 206-211.
- ⁵Rabiner and Gold, *Theory and Application*, pp. 219-224.
- ⁶Oppenheim and Schafer, *Digital Signal Processing*, p. 210.
- ⁷Strawn, Digital Audio Signal Processing, pp. 117-126.
- ⁸Oppenheim and Schafer, *Digital Signal Processing*, pp. 8-15.
- ⁹Rabiner and Gold, *Theory and Application*, pp. 9-16.
- ¹⁰Strawn, Digital Audio Signal Processing, pp. 33-35.
- ¹¹*lbid.*, p. 116.
- ¹²Rabiner and Gold, *Theory and Application*, pp. 41-43.

REFERENCES

- 1. Brophy, J. J. Basic Electronics for Scientists. New York: McGraw-Hill, 1966.
- 2. Chrysafis, A. "Fractional and Integer Arithmetic." Motorola Application Note, forthcom-
- 3. "Filter Design & Analysis System." Version 1.3, Momentum Data Systems, 1985.
- 4. Lancaster, D. Active Filter Cookbook. Indianapolis: Howard W. Sams & Co., Inc., 1975.
- 5. Lindsley, B. "Digital Filters on DSP56000/1." Motorola Application Note, forthcoming.
- 6. Oppenheim, A. V., and Schafer, R.W. Digital Signal Processing. New Jersey: Prentice-Hall, 1975.
- 7. Rabiner, L. R., and Gold, B. Theory and Application of Digital Signal Processing. New Jersey: Prentice-Hall, 1975.
- 8. Strawn, J., et al. Digital Audio Signal Processing An Anthology. William Kaufmann, 1985.

APR2 **MOTOROLA**

Motorola DSP56000 Macro Cross Assembler Version X112b 88-03-10 16:09:32 dgetxt.asm Page 1

```
1
                               page
                                      132
2
3
                                     DUAL 10-BAND IIR BAND-
7
                                  PASS FILTER GRAPHIC EQUALIZER
8
9
10
11
12
                      *********
13
14
                      ;* SSI and other I/O EQUATES
                      <u>-</u>**************
15
16
         00000040
17
                      START
                               EQU
                                      $0040
18
         0000FFFF
                      M_IPR
                               EQU
                                      $FFFF
19
         0000FFFE
                      M_BCR
                               EQU
                                      $FFFE
20
         0000FFEC
                      H_CRA
                               EQU
                                      $FFEC
21
         0000FFED
                      M CRB
                               EQU
                                      $FFED
22
         0000FFE1
                      M PCC
                               EQU
                                      $FFE1
23
         0000FFEE
                      M_SR
                               EQU
                                      $FFEE
24
         0000FFEF
                      M_TX
                               EQU
                                      $FFEF
25
         0000FFEF
                      M RX
26
27
28
                      ·********
29
                      * RESET VECTOR
30
                      ·********
31
32
         P:0000
                               ORG
                                      P:$0000
33
        P:0000 0C0040
                               JMP
                                      START
34
35
                      ·******
36
37
                        SSI RCV INTERRUPT VECTOR
38
39
40
        P:000C
                                      P:$000C
41
        P:000C 0BF080
                                      LRTEST
               0000F1
42
43
44
                      <del>-</del>**********
45
                      ;* MAIN PROGRAM
46
47
48
        P:0040
                               ORG
                                      P:START
49
```

		_								
Product 000578					•					
P:0040 000518					; Mask	Interrup	ots			
					;					
			:0040	0003F8	•	DRI	#\$03,MR			
	_									
P:0041 08f48E	55	5			;					
P:0041 08F4RE	56	6			; Initia	alize SS	I Port			
003300 9 P:0043 08F48F MOVEP #\$3000,X:M_IPR ;SSI RCV INT priority level. 003000 0 P:0045 08F48C MOVEP #\$6000,X:M_CRA ;Set SSI word length = 24. 005000 61 P:0047 08F48A MOVEP #\$3200,X:M_CRB ;Set SSI to synchronous, 003200 62 ;and enable RE and TE. 63 P:0049 08F481 MOVEP #\$301FF,X:M_PCC ;Turn on SSI Port. 64 ;Move constants from P:nem to X:nem and Y:nem 65 ;Move constants from P:nem to X:nem and Y:nem 66 ;Move constants from P:nem to X:nem and Y:nem 67 ;Move constants from P:nem to X:nem and Y:nem 68 ;Move constants from P:nem to X:nem and Y:nem 69 P:0048 62F400 MOVE #\$18D,R2 ;** Filter Coefficients. 69 P:0048 032000 MOVE #\$20,R3 71 P:0040 032000 MOVE #\$20,R3 71 P:0040 032000 MOVE #\$20,R3 72 P:0040 04180 DO #30,COLOOP ;Length of table = 30. 000051 73 P:0050 145800 MOVE X(0,X:(R3)+ ;gamma for each bend. 74 P:0051 445800 MOVE #\$440,R3 75 P:0054 345000 MOVE #\$440,R3 76 P:0055 04280 MOVE #\$440,R3 77 P:0052 62F400 MOVE #\$440,R3 78 P:0055 04280 MOVE #\$440,R3 79 P:0056 45800 MOVE #\$440,R3 79 P:0058 445800 MOVE #\$40,R3 79 P:0058 045800 MOVE #\$40,R3 79 P:0058 045800 MOVE #\$40,R3 71 P:0059 62F400 MOVE #\$18,R2 ;** Filter Gain Look-up. 78 P:0058 045800 MOVE #\$40,R3 79 P:0058 045800 MOVE #\$10,R2)+,X0 ;Hinimum value is2, maximum 79 P:0059 62F400 MOVE #\$10,R2)+,X0 ;Hinimum value is 0. 86 P:0058 356000 MOVE #\$60,R3 87 P:0056 045800 MOVE #\$60,R3 88 P:0056 045800 MOVE #\$60,R3 89 P:0056 062800 MOVE #\$60,R3 99 P:0056 062800 MOVE #\$60,R3 99 P:0056 062800 MOVE #\$60,R3 99 P:0056 062800 MOVE #\$10,R2)+,X0 ;Hinimum value is 0, maximum 79 P:0056 062800 MOVE #\$60,R3 99 P:0056 062800 MOVE #\$10,R3)+ ;Value is 0.9999. 91 MOVE WOLX,R3)+ ;Value is 0.9999. 92 P:0056 062600 MOVE #\$10,R3)+ ;Value is 0.9999. 91 MOVE WOLX,R3)+ ;Value is 0.9999. 92 P:0056 062600 MOVE #\$18,R2 ;** Mux Set Address.	57	7			;					
0033000 60 P:0045 08F4AC NOVEP #\$4000,X:M_CRA ;Set SSI word length = 24. 006000 61 P:0047 08F4AD MOVEP #\$3200,X:M_CRB ;Set SSI to synchronous, 003200 62 ;and enable RE and TE. ;Turn on SSI Port. 63 P:0049 08F4A1 MOVEP #\$301FF,X:M_PCC ;Turn on SSI Port. 64 0001FF	58	8 P			1	MOVEP		#\$3300,X:M_BCR		;3 wait states for ADC and MUX.
004000 P:0047 OBF4AD MOVEP #\$3200,X:M_CRB ;Set SSI to synchronous, 03200 ;and enable RE and TE. ;and enable RE and TE. ;Turn on SSI Port. 0001FF	59	9 P			1	MOVEP		#\$3000,X:M_IPR		;SSI RCV INT priority level.
003200 62 62 63 64 65 66 66 7 10001FF 66 67 68 69 69 69 60 600180 70 600180 70 70 71 71 72 72 73 74 75 75 76 76 77 79 70 70 70 70 70 70 70 70 70 70 70 70 70	60	0 P				MOVEP		#\$6000,X:M_CRA		;Set SSI word length = 24.
P:0049 08F4A1 MOVEP MS01FF,X:M_PCC Turn on SSI Port.	6	1 P			ı	MOVEP.		#\$3200,X:M_CRB		;Set SSI to synchronous,
0001FF 66 67 68 69 69 69 60 60 60 60 60 60 60	6	2								; and enable RE and TE.
	63	3 P			ı	MOVEP		#\$01FF,X:M_PCC		;Turn on SSI Port.
Move constants from P:mem to X:mem and Y:mem	6	4						•		
67 68 69 69 69 69 69 600180 600180 70 600180 70 600180 70 600180 71 71 72 60 71 72 60 7332000 74 75 76 76 77 78 60 78 79 60 79 79 60 70 70 70 70 70 70 70 70 70 70 70 70 70	6!	5.			;				••••	
68 69	6	6			; Move c	onstants	from P:me	em to X:mem and Y	:mem	
69 P:0048 62F400 MOVE #\$18D,R2 ;** Filter Coefficients. 70 P:004D 332000 MOVE #\$20,R3 71 ;Table located at X:\$20. 72 P:004E 061E80 DO #30,COLOOP ;Length of table = 30. 80 P:0050 07DA84 MOVE P:(R2)+,X0 ;Order is beta, alpha, 73 P:0050 07DA84 MOVE X0,X:(R3)+ ;gamma for each band. 74 P:0051 445800 MOVE X0,X:(R3)+ ;gamma for each band. 75 COLOOP 76 TO P:0052 62F400 MOVE #\$40,R3 78 P:0054 334000 MOVE #\$40,R3 79 ;Table located at X:\$40. 80 P:0055 062080 DO #32,FGLOOP ;Length of table = 32 (5 bits). 81 P:0057 07DA84 MOVE P:(R2)+,X0 ;Minimum value is2, maximum 82 P:0058 445800 MOVE X0,X:(R3)+ ;value is 0.999, center value is 0. 83 FGLOOP 84 85 P:0058 336000 MOVE #\$1CB,R2 ;** Volume Gain Look-up. 86 P:0058 336000 MOVE #\$1CB,R2 ;table located at X:\$60. 87 ;Table located at X:\$60. 88 P:005C 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 NOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 P:005F 445800 NOVE X0,X:(R3)+ ;value is 0.9999.	6	7			;					
000180 70 P:004D 332000 MOVE #\$20,R3 71 72 P:004E 06180 DO #30,COLOOP ;Length of table = 30. 000051 73 P:0050 070A84 MOVE P:(R2)+,X0 ;Order is beta, alpha, 74 P:0051 445800 MOVE X0,X:(R3)+ ;gamma for each band. 75 COLOOP 76 77 P:0052 62F400 MOVE #\$40,R3 78 P:0054 334000 MOVE #\$40,R3 79 ;Table located at X:\$40. 80 P:0055 062080 DO #32,FGLOOP ;Length of table = 32 (5 bits). 000058 81 P:0057 070A84 MOVE P:(R2)+,X0 ;Minimum value is2, maximum 82 P:0058 445800 MOVE X0,X:(R3)+ ;value is 0.999, center value is 0. 83 FGLOOP 84 P:0058 336000 MOVE #\$1CB,R2 ;** Volume Gain Look-up. 86 P:0058 336000 MOVE #\$60,R3 87 ;Table located at X:\$60. 88 P:0058 336000 MOVE #\$1CB,R2 ;** Volume Gain Look-up. 89 P:0058 070A84 MOVE #\$60,R3 89 P:0058 070A84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 MOVE X0,X:(R3)+ ;value is 0,9999. 91 VGLOOP 92 93 P:0066 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.	6	8					•			
71 72 P:004E 061E80	6	9 P			ı	MOVE		#\$18D,R2		;** Filter Coefficients.
72	70	0 P	:004D	332000	1	MOVE		#\$20,R3		
72	7	1						·		:Table located at X:\$20.
P:0050 07DA84 MOVE P:(R2)+,X0 ;Order is beta, alpha, P:0051 445800 MOVE X0,X:(R3)+ ;gamma for each bend. COLOOP COLOOP P:0052 62F400 MOVE #\$1AB,R2 ;** Filter Gain Look-up. 0001AB P:0054 334000 MOVE #\$40,R3 P:0055 062080 DO #32,FGLOOP ;Length of table = 32 (5 bits). 000058 P:0057 07DA84 MOVE P:(R2)+,X0 ;Minimum value is2, maximum P:0058 445800 MOVE X0,X:(R3)+ ;value is 0.999, center value is 0. P:0059 62F400 MOVE #\$1CB,R2 ;** Volume Gain Look-up. MOVE #\$1CB,R2 ;** Volume Gain Look-up. R6 P:0058 336000 MOVE #\$60,R3 P:0050 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 00005F P:0050 07DA84 MOVE P:(R2)+,X0 ;Minimum value is2, maximum p:00005F R6 P:0058 336000 MOVE #\$60,R3 P:0050 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum p:00005F R7 P:0050 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum p:00005F R8 P:0050 07DA84 MOVE X0,X:(R3)+ ;value is 0.9999. R8 P:0056 07DA84 MOVE X0,X:(R3)+ ;value is 0.9999. R8 P:0050 07DA84 MOVE X0,X:(R3)+ ;value is 0.9999.	7	2 P			I	00	#30,COLOOF	• .		
74 P:0051 445800 MOVE X0,X:(R3)+ ;gamma for each band. 75 COLOOP 76 77 P:0052 62F400 MOVE #\$1AB,R2 ;** Filter Gain Look-up. 78 P:0054 334000 MOVE #\$40,R3 79 ;Table located at X:\$40. 80 P:0055 062080 D0 #32,FGLOOP ;Length of table = 32 (5 bits). 81 P:0057 07DA84 MOVE P:(R2)+,X0 ;Minimum value is2, maximum 82 P:0058 445800 MOVE X0,X:(R3)+ ;value is 0.999, center value is 0. 83 FGLOOP 84 85 P:0059 62F400 MOVE #\$1CB,R2 ;** Volume Gain Look-up. 86 P:0058 336000 MOVE #\$60,R3 7 Table located at X:\$60. 87 ;Table located at X:\$60. 88 P:005C 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.	7.	3 P	:0050	07DA84	ı	HOVE		P:(R2)+,X0		;Order is beta, alpha,
75 COLOOP 76 77 P:0052 62F400 MOVE #\$1AB,R2 ;*** Filter Gain Look-up. 0001AB 78 P:0054 334000 MOVE #\$40,R3 79 ;Table located at X:\$40. 80 P:0055 062080 DO #32,FGLOOP ;Length of table = 32 (5 bits). 000058 81 P:0057 07DA84 MOVE P:(R2)+,X0 ;Minimum value is2, maximum 82 P:0058 445800 MOVE X0,X:(R3)+ ;value is 0.999, center value is 0. 83 FGLOOP 84 85 P:0059 62F400 MOVE #\$1C8,R2 ;*** Volume Gain Look-up. 0001cB 86 P:0058 336000 MOVE #\$60,R3 87 88 P:005C 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 00005F 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;*** Mux Sel Address.	7	4 P	:0051	445B00	1	MOVE		X0,X:(R3)+		• • •
77 P:0052 62F400 MOVE #\$1AB,R2 ;** Filter Gain Look-up. 78 P:0054 334000 MOVE #\$40,R3 79					COLOOP					
78				-	1	MOVE		#\$1AB,R2		;** Filter Gain Look-up.
79	71	8 P				MOVE		#\$40.R3		
80 P:0055 062080										:Table located at X:\$40.
### P:0057 07DA84 MOVE P:(R2)+,X0					ĺ	DO	#32, FGL00	•		· ·
### P:0058 445B00 #### #### #########################	2	1 0			1	MOVE		D+/D2\+ YA		•Minimum value is . 2 mavimum
83										
84 85			.0030	443600		MOVE.		NO, N. (N3)+		, value is 0.777, center value is 0.
85 P:0059 62F400 MOVE #\$1CB,R2 ;** Volume Gain Look-up. 86 P:005B 336000 MOVE #\$60,R3 87 ;Table located at X:\$60. 88 P:005C 062080 D0 #32,VGLOOP ;Length of table = 32 (5 bits). 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445B00 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.					FGLOOP					
0001CB 86 P:005B 336000 MOVE #\$60,R3 87 ;Table located at X:\$60. 88 P:005C 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.			- 00E0	425400		MOVE		#6100 D2		att Value Cain task
86 P:005B 336000 MOVE #\$60,R3 87 ;Table located at X:\$60. 88 P:005C 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.	0:) P	:0009			MUVE		##ICD,KZ		;"" Votume dain Look-up.
37			-0050					##/0 B7		
88 P:005C 062080 DO #32,VGLOOP ;Length of table = 32 (5 bits). 00005F 89 P:005E 07DA84 MOVE P:(R2)+,X0 ;Minimum value is 0, maximum 90 P:005F 445800 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.			:0028	330000	į	MUVE		#\$QU,K3		-1
00005F 89 P:005E 07DA84			00=-	0/2022		50	470 tiet e			
90 P:005F 445B00 MOVE X0,X:(R3)+ ;value is 0.9999. 91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Set Address.				00005F			#32,VGLUO			
91 VGLOOP 92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Set Address.			:005E	07DA84		MOVE		P:(R2)+,X0		
92 93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.	90	0 P	:005F	445B00		MOVE		X0,X:(R3)+		;value is 0.9999.
93 P:0060 62F400 MOVE #\$1EB,R2 ;** Mux Sel Address.	9	1			VGLOOP					
	9	2								
	93	3 P	:0060		•	MOVE		#\$1EB,R2		;** Mux Sel Address.

94 05	P:0062	330000		MOVE		#0,R3		-11 1
95 96	P:0063	061580		DO	#21,MSLO	P .		;Table located at Y:\$00. ;Length of table = 21.
		000066						
97		07DA84		MOVE		P:(R2)+,X0		;These are the MUX select addresses
98	P:0066	4C5B00		MOVE			X0,Y:(R3)+	; for each of the 21 slide pots.
99			MSLOOP					
100								
101								
102			;					
103			; Set	runtim	e variables			
104		//=/00	;			# ** **********************************		
105		44F400 200000		MOVE		#\$200000,X0		;Constants used for data scaling.
106	P:0069	447000 00001D		MOVE		X0,X:>\$1D		
107	P:006B	44F400 000080		MOVE		#>\$80,X0		·
108	P:006D	447000		MOVE		X0,X:>\$1E		
		00001E				•		
109								
110								
111			;					
112			; Clea	r x(n)	and y(n) ta	ble arrays		
113			;					
114	P:006F	200013		CLR	A			;Clear Y:\$20 to Y:\$BF.
115	P:0070	322000		MOVE		#\$20,R2		
116								;This area is used for runtime
117	P:0071	06A080 000073		DO	#\$AO,XYNO	ELR		;tables, x(n) and y(n).
118	P:0073	5E5A00	•	MOVE			A,Y:(R2)+	;X:\$20\$22 - x(n) left chan.
119			XYNCLR					;X:\$40\$42 - y(n) teft chan. 31 Hz.
120								;X:\$44\$46 - y(n) left chan. 62 Hz.
121								<i>i</i>
122								;X:\$60\$62 - y(n) left chan. 16 kHz.
123								
124								;X:\$30\$32 - x(n) right chan.
125								;X:\$80\$82 - y(n) right chan. 31 Hz.
126								;X:\$84\$86 - y(n) right chan. 62 Hz.
127								;
128						•		;X:\$A0\$A2 - y(n) right chan. 16 kHz.
129								
130								
131			;	• • • • • •				
132			; Clea	r g(n)	and SP(n) a	rrays		
133	D 007/	200047	; ······					
134	P:0074			CLR	A,			;Clear X:\$00 to X:\$14.
135 136	P:0075	320000		MOVE		#0,R2		This is gain array which contains
	D-007/	0/4500		••	# # 4			;fractional gain value from look-up
137		061580		DO	#21,GNCLR			;table used to scale filtered band.
138	P:0078	565A00		MOVE		A,X:(R2)+		
139			GNCLR					
140	P:0079	328000		MOVE	•	#\$80,R2		;Clear X:\$80 to X:\$94.
141								;This is 8-bit value read from
142	P:007A			DO	#21,SWNCL			

	00	007C						
143	P:007C 56			MOVE		A,X:(R2)+		reduced to 5 bits is used as an
144			SWNCLR					;index into gain lookup table at
145								;X:\$40. The value from lookup table
146								; is a 24-bit fraction which is stored
147								;at X:\$00\$X:\$14.
148								
149								
150			;		•••••	• • • • • • • • • • • • • • • • • • • •		
151							rupt Routines	
152			;	• • • • • • • •		••••••	•••••	
153								
154	P:007D 34			MOVE		#\$40,R4		;** Yī(n):L-ch
155	P:007E 30			MOVE		#4,N4		
156	P:007F 36			MOVE		#\$80,R6		;** Yi(n):R-ch
157	P:0080 3E			MOVE		#4,N6		
158	P:0081 35			MOVE		#\$20,R5		;** X(n):L-ch
159 160	P:0082 05			MOVE		#2,M5		
161	P:0083 37			MOVE		#\$30,R7		;** X(n):R-ch
162	P:0084 05	UZAI		MOVE		#2,M7		
163	0.0005 70	2000		MO1 (F				
164	P:0085 30 P:0086 05			MOVE		#\$20,R0		;** IIR Coeff
165	P:0087 33			MOVE		#29,M0		
166	P:0088 05			MOVE		#0,R3		;** Gain Coeff
167	P:0089 38			MOVE		#20,M3 #\$80,N3		
168	7 10007 50			HOVE		# # 00,#3		
169								
170								
171			, ! Init	t SSI In	terrupt			
172			· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • • •				
173	P:008A 08	F4AD B200	•	MOVEP		#\$B200,X:M	_CRB	;Enable SSI (RIE) interrupt.
174	P:008C 00	FCB8		ANDI	#SFC_MR			;Unmask ell interrupts.
175					•			
176								
177			;					
178			; Mair	Loop t	o Monitor S	lide Pots		
179								
180								
181	P:008D 32	4000	L00P1	MOVE		#\$40,R2		;R2 points to gain lookup table.
182								·
183	P:008E 06	1580 00af		DO	#21,BPCHA	N		;Scan all 21 pots.
184 185	P:0090 4F	E300		MOVE			Y:(R3),Y1	;MUX select address of pot.
186	P:0091 4F	7000 8000		MOVE			Y1,Y:\$8000	;Select MUX channel.
187	P:0093 06 00	C880 0095		DO	#200,ADC_	RD1		;Wait for analog MUX to stabilize.
188	P:0095 00	0000		NOP				
189			ADC_RD1					
190								
191	P:0096 5F	F000		MOVE			Y:\$1000,B	;WR strobe to ADC (starts data
	00	1000						
192	P:0098 00	0000		NOP				;conversion).
								•

193 194		000000 5FF000		NOP		w.a		;Note: A15 tied to WR of ADC.
134	F:007A	008000		MOVE		1:3	8000,B	
195	P:009C	06F481		90	#500,AD0	C_RD2		; Wait for conversion ADC conversion.
104	n.000=	00009E		HAN				
196	P:UUYE	000000	100 002	NOP				
197			ADC_RD2					
198	N. 000F	20001B		A1 2	_			
199 200		5FF000		CLR	8	V.	+0000 0	areand will do make about a force area
200	PIOUAU	008000		HOVE		1:	\$8000,B	;Read slide pot data from ADC.
201								
202	P:00A2	45F400		MOVE		#>\$FF,X1		;Mask off upper 16 bits.
		0000FF						
203	P:00A4	20006E		AND	Х1,В			
204	P:00A5	21A500		MOVE	•	B1,X1		;X1 now contains 8-bit pot value.
205								•
206	P:00A6	47EB00		MOVE		X:(R3+N3),Y1		;Previous pot value.
207	P:00A7	20007C		SUB	Y1,B			
208	P:00A8	20002E		ABS	B			; If absolute value of difference
209	P:00A9	47F400		MOVE		#>9,Y1		; is less than 9, then skip.
		000009			•			
210								
211		200070		CMP	Y1,B			;Note: 9 is rather arbitrary.
212	P:00AC	OAFOAB		JMI	SKIP			
		0000AF						
213								
214		456800		HOVE		X1,X:(R3+N3)		;If greater than 9, than update
215	P:QUAF	205B00	SKIP	MOVE		(R3)+		;X:(\$80+pot_index).
216	n0000	000000	BPCHAN					;This comparsion eliminates jitter
217	P:0080	000000		NOP				;about a point.
218 219								;End of 21 pot scan.
220								
221	P:00B1	061480 000000		DO	#20,8PCH	IAN2		;For all pots except volume control.
222		***************************************						
223	P:00B3	45EB00		MOVE		X:(R3+N3),X1		;Load X1 with slide pot value.
224		20AF00		MOVE		X1,8		game in alter or the por recept
225						,0		
226	P:0085	20002A		ASR	В			;Reduce to 5-bit value for gain
227	P:0086	20002A		ASR .	В			;table lookup.
228	P:0087	20002A		ASR	8			•
229								
230	P:0088	21BA00		MOVE		B1,N2		
231	P:0089	000000		HOP				
232	P:008A	45EA00		MOVE		X:(R2+N2),X1		;Load X1 with fractional value
233								;from table lookup.
234		57E300		MOVE		X:(R3),B		;Compare gain fraction to previous
235		200060		CMP	X1,B			;value in X:(R3).
236	P:0080	OAFOAA		JEQ	NOCHNG			;Skip if no change.
		0000CF			* * * *			
237	P:00BF	OAFOA7		JGT	NSLOPE			;If new value is greater than
		0000C9						
238								;previous value, go to negative
239								;slope routine.

240						
241	P:00C1 47F400 000347		HOVE	•	#0.0001,Y1	;Positive slope routine.
242	P:00C3 200078	PRAMP	ADD	Y1,B		;Increment previous gain value
243	P:00C4 576300	l	MOVE		B,X:(R3)	;by 0.0001 towards latest value
244						read from slide pot.
245	P:00C5 200060		CMP	X1,B		;Continue updating this value
246	P:00C6 0E90C3		JLT	PRAMP		;until previous value exceeds
247						;new value.
248	P:00C7 0AF080 0000CF		JMP	NOCHNG		;Exit positive slope routine.
249						;Note: In the course of this loop,
250						;the SSI interrupt will occur many
251						;times, so that the band-pass
252						;filter response gain will be ramped
253						;smoothly to its new value. Thus,
254						clicking noises generated from a
255						;coarse 5-bit gain table will be
256						;eliminated.
257						
258	P:00C9 47F400 FFFCB9		MOVE		#-0.0001,Y1	;Negative slope routine.
259	P:00CB 200078	NRAMP	ADD	Y1,B		;Same as above but negative ramp
260	P:00CC 576300		MOVE		B,X:(R3)	;to new gain value.
261	P:00CD 20006D		CMP	X1,B		
262	P:00CE 0E70CB		JGT	NRAMP		
263						
264	P:00CF 456300	NOCHNG	MOVE		X1,X:(R3)	;Update gain table with latest value
265	P:0000 205B00		MOVE		(R3)+	;read from slide pot.
266		BPCHAN2				
267	•					;Continue for the all 20 of the
268						;band-pass slide pots.
269	D 0004 70/000					
270 271	P:00D1 326000	AOFOWE	MOVE		#\$60,R2	;Pot 21 (volume) is treated
271	P:0002 57F000 000094		MOVE		X:\$94,B	seperately since it uses a different
272	P:0004 20002A		ASR	В		
273	P:00D5 20002A		ASR	В		;gain lookup table.
274	P:0006 20002A		ASR	В		;Reduce 8-bit value from ADC volume
275	7.0000 E000ER		AUK	•		;slide pot to 5-bits.
276	P:0007 21BA00		MOVE		B1,N2	;Use this value for index into
277	P:0008 000000		NOP			; lookup table.
278	P:00D9 45EA00		MOVE		X:(R2+N2),X1	;X1 now contains volume gain
279						fraction.
280	P:00DA 5F9E00		MOVE		Y:\$1E,E	•
281	P:00DB 20006D		CMP	X1,B	•	;gain.
282	P:00DC OAFOAA		JEQ	NOCHNG2		;If it has not changed, jump.
	0000EE					,
283	P:00DE 0AF0A7		JGT	NSLOPE2		;If it is different, decide whether
	0000E8					
284						;to ramp negative or positive.
285	P:00E0 47F400 0001A3	PSLOPE2	MOVE		#0.00005,Y1	;Positive slope routine for volume.
286	P:00E2 200078	PRAMP2	ADD	Y1,B		;Increment previous value by 0.00005
287	P:00E3 5F1E00		MOVE		B,Y:\$1E	
288	P:00E4 20006D		CMP	X1,B	-	;passed new value. Then exit loop.

289	P:00E5	0E90E2		JLT	PRAMP2			;Note: As before, this loop will be
290								;interrupted many times by the SSI
291								;receive flag full. The volume gain
292								;stored at Y:\$1E will ramp smoothly
293								;towards its new value.
294	P:00E6	0AF080		JMP	NOCHNG2			
		0000EE						
295								
296	P:00E8	47F400	NSLOPE2	MOVE		#-0.00005,	Y1	;Negative slope routine for volume.
		FFFE5D						•
297	P:00EA	200078	NRAMP2	ADD	Y1,8			;Same as before, but ramps in the
298	P:00EB	5F1E00		MOVE			B,Y:\$1E	;opposite direction.
299	P:00EC	20006D		CMP	X1,B			
300	P:00ED	OE70EA		JGT	NRAMP2			
301								
302								
303	P:00EE	40.1E00	NOCHNG2	MOVE			X1.Y:\$1E	;Update volume gain value with
304	P:00EF		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	MOVE		(R3)+	,	;newest value read from slide pot.
305	r.00m1	203000		PTO V M.		(113)		Therese value read it all serve poe.
306	P:00F0	กะกกรก		JMP	LOOP1			;Do everything all over again
307	F.00F0	OCOOOD		one	LOOF		•	;continuing slide pot scan loop.
					:			, continuing strike put scan toop.
308								
309					*****	****		
310			•			*		
311			•		T ROUTINE	**		
312			;					
313		0.45.0			20 M M M			nt t man transcript
314	P:00F1	OAAEAO	LRTEST	JSET	#0,X:M_SI	R,RIGHT		;Check SCO (LRCLK from CDP) to
~~~		000114						nata tana ara-
315		000114						;determine which channel to process.
316		000114						;determine which channel to process.
316 317		000114			<b>农产农会会会会</b>	· *******		;determine which channel to process.
316 317 318		000114	; LEFT	CHANNEL	SERVICE	*		;determine which channel to process.
316 317 318 319		000114	; LEFT	CHANNEL		*		;determine which channel to process.
316 317 318 319 320		000114	; LEFT ;******	CHANNEL	SERVICE	*		;determine which channel to process.
316 317 318 319 320 321		000114	; LEFT	CHANNEL	SERVICE	*		;determine which channel to process.
316 317 318 319 320 321 322			; LEFT ;********;	CHANNEL *******	SERVICE	*		
316 317 318 319 320 321 322 323	P:00F3	491F00	; LEFT ;******	CHANNEL	SERVICE	*		;determine which channel to process.;
316 317 318 319 320 321 322 323 324	P:00F3		; LEFT ;********;	CHANNEL *******	SERVICE	*		
316 317 318 319 320 321 322 323	P:00F3		; LEFT ;********;	CHANNEL ********  iisters  MOVE	SERVICE	*		
316 317 318 319 320 321 322 323 324			; LEFT ;*********; ;Save reg	CHANNEL ********  iisters  MOVE	SERVICE	*		
316 317 318 319 320 321 322 323 324 325		491F00	; LEFT ;*********; ;Save reg	CHANNEL *******  Fisters  MOVE  data	SERVICE	* ******* B,L:\$1F		;Save register B.
316 317 318 319 320 321 322 323 324 325 326	P:00F4	491F00	; LEFT ;*********; ;Save reg	CHANNEL *******  Fisters  MOVE  data	SERVICE	* ******* B,L:\$1F		;Save register B.
316 317 318 319 320 321 322 323 324 325 326 327	P:00F4 P:00F5	491F00 084F2F	; LEFT ;*********; ;Save reg	CHANNEL  *******  fisters  MOVE  data  MOVEP	SERVICE	* ******  B,L:\$1F  X:M_RX,B		;Save register B. ;Read SSI data.
316 317 318 319 320 321 322 323 324 325 326 327 328	P:00F4 P:00F5 P:00F6	491F00 084F2F 21E600	; LEFT ;*********; ;Save reg	CHANNEL *******  Fisters  MOVE  data  MOVEP	SERVICE	*********  B,L:\$1F  X:M_RX,B  B,Y0		;Save register B. ;Read SSI data. ;Copy SSI data to YO.
316 317 318 319 320 321 322 323 324 325 326 327 328 329	P:00F4 P:00F5 P:00F6	491F00 084F2F 21E600 0502A4	; LEFT ;*********; ;Save reg	CHANNEL *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE	SERVICE	######################################		;Save register B. ;Read SSI data. ;Copy SSI data to YO. ;Set y(n) modulo for 3 words.
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330	P:00F4 P:00F5 P:00F6	491F00 084F2F 21E600 0502A4	; LEFT ;*********; ;Save reg	CHANNEL *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE	SERVICE	######################################		;Save register B. ;Read SSI data. ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331	P:00F4 P:00F5 P:00F6 P:00F7	491F00 084F2F 21E600 0502A4	; LEFT ;*********; ;Save reg	CHANNEL *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE	SERVICE	######################################		;Save register B. ;Read SSI data. ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332	P:00F4 P:00F5 P:00F6 P:00F7	491F00 084F2F 21E600 0502A4 310A00	; LEFT ;*********; ;Save reg	CHANNEL  *******  ******  ******  *****  MOVE  data  MOVEP  MOVE  MOVE  MOVE  MOVE	SERVICE	********  B,L:\$1F  X:M_RX,B  B,Y0  #2,M4 #10,R1		;Save register B. ;Read SSI data. ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values ;for the left channel.
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333	P:00F4 P:00F5 P:00F6 P:00F7	491F00 084F2F 21E600 0502A4 310A00 449E13	; LEFT ;*********; ;Save reg	CHANNEL  *******  *******  MOVE  data  MOVEP  MOVE  MOVE  MOVE  MOVE  CLR	SERVICE	********  B,L:\$1F  X:M_RX,B  B,Y0 #2,N4 #10,R1  X:\$1E,X0	B0,Y:(R5)	;Save register B.  ;Read SSI data.  ;Copy SSI data to Y0. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values ;for the left channel.  ;X:\$1E = \$000080
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334	P:00F4 P:00F5 P:00F6 P:00F7 P:00F8 P:00F9 P:00FA	491F00 084F2F 21E600 0502A4 310A00 449E13 205CD8	; LEFT ;*********; ;Save reg	CHANNEL  *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE  MOVE  MOVE  CLR  MPY	SERVICE	********  B,L:\$1F  X:M_RX,B  B,Y0 #2,N4 #10,R1  X:\$1E,X0	80,Y:(R5)	;Save register B.  ;Read SSI data.  ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values ;for the left channel.  ;X:\$1E = \$000080 ;Scale input data
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335	P:00F4 P:00F5 P:00F6 P:00F7 P:00F8 P:00F9 P:00FA	491F00 084F2F 21E600 0502A4 310A00 449E13 205CD8 596500	; LEFT ;*********; ;Save reg	CHANNEL  *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE  MOVE  CLR  MPY  MOVE	A XO,YO,B	********  B,L:\$1F  X:M_RX,B  B,Y0 #2,N4 #10,R1  X:\$1E,X0	80,Y:(R5)	;Save register B.  ;Read SSI data.  ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values ;for the left channel.  ;X:\$1E = \$000080 ;Scale input data ;by 2^16.
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337	P:00F4 P:00F5 P:00F6 P:00F7 P:00F8 P:00F9 P:00FA	491F00 084F2F 21E600 0502A4 310A00 449E13 205CD8 596500	; LEFT ;*********; ;Save reg	CHANNEL  *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE  MOVE  CLR  MPY  MOVE	A XO,YO,B	********  B,L:\$1F  X:M_RX,B  B,Y0 #2,N4 #10,R1  X:\$1E,X0	80,Y:(R5)	;Save register B.  ;Read SSI data.  ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values ;for the left channel.  ;X:\$1E = \$000080 ;Scale input data ;by 2^16. ;Set scale mode to ;scale up (left
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335	P:00F4 P:00F5 P:00F6 P:00F7 P:00F8 P:00F9 P:00FA	491F00 084F2F 21E600 0502A4 310A00 449E13 205CD8 596500	; LEFT ;*********; ;Save reg	CHANNEL  *******  Fisters  MOVE  data  MOVEP  MOVE  MOVE  MOVE  CLR  MPY  MOVE	A XO,YO,B	********  B,L:\$1F  X:M_RX,B  B,Y0 #2,N4 #10,R1  X:\$1E,X0	B0,Y:(R5)	;Save register B.  ;Read SSI data.  ;Copy SSI data to YO. ;Set y(n) modulo for 3 words. ;Set R1 index to filter gain values ;for the left channel.  ;X:\$1E = \$000080 ;Scale input data ;by 2^16. ;Set scale mode to

340			;					
341			; ALL	10 Filt	ers			
342								
343	P:00FC	060A80 000104	•	DO	#10,LFBA	ND		;For all 10 bands of
344								;left channel.
345	P:00FE	F0981B		CLR	В	X:(R0)+,X0	Y:(R4)+,Y0	;X0=beta;Y0=y(n-2).
346	P:00FF	FOB8DE		MAC	-X0,Y0,B	X:(R0)+,X0	Y:(R5)+,Y0	;X0=alpha;Y0=x(n).
347	P:0100	4ED5DA		MAC	X0,Y0,B		Y:(R5)-,Y0	;X0=alpha;Y0=x(n-2).
348	P:0101	F098DE		MAC	-X0,Y0,B	X:(R0)+,X0	Y:(R4)+,Y0	;X0=gamma;Y0=y(n-1).
349	P:0102	46D9DB		MACR	X0,Y0,B	X:(R1)+,Y0		;YO=gain for scaling.
350	P:0103	185000		MOVE		B,X0	B,Y:(R4)+	;XO=filter reponse.
351	P:0104	204CD2		MAC	X0,Y0,A	(R4)+N4		;A=scaled response.
352			LFBAND					Continue for all
353								;10 left chan bands.
354								•
355	P:0105	00F7B8		ANDI	#\$F7,MR			;Turn off scale mode.
356	P:0106	052BA4		MOVE		#43,M4		;Set Yi(n) modulo to wrap around to
357								;start of entire y(n) buffer.
358	•		**					
359			; Vol	lume Scal	ing			
360			<b>*</b> *	• • • • • • • • •				
361	P:0107	449D00		MOVE		X:\$1D,X0		;X:\$1D=\$200000.
362	P:0108	4EDD00		MOVE			Y:(R5)+,Y0	;Y0=x(n).
363	P:0109	4E9ED2		MAC	X0,Y0,A		Y:\$1E,Y0	;scale x(n) down
364	P:010A	21C400		HOVE		A,XO		;by 2^-2. Add this
365								;in to the total
366								;filter response.
367	P:010B	200008		MPY	X0,Y0,B			;YO=volume gain.
368								;Scale total left
369								;data by volume.
370	P:010C	204C3A		ASL	В	(R4)+N4		
371	P:010D	20003A		ASL.	8			;Scale result by
372								;2^2.
373	P:010E	18F400 008000		HOVE		в,хо	#>\$8000,Y0	;Now, move B to XO
374	p+0110	200008		MPY	ХО, ҮО, В			;to force limiting.
375		200000		FW 4	X0,10,0			:Scale result down
376			*****	+++4		• • •		;by 2^-8.
377			; Out	rout Data	to CD Play	ver		, uy 2 -0.
378			,			, ~,		
379			•					•
380	P:0111	08CF2F	LXMIT	HOVEP		B,X:M TX		:Write result to SSI.
381			<b></b>			- PARITY		in ice i court to out.
382	P:0112	499F00		MOVE		L:\$1F,B		;Retrieve B register and return.
383		000004		RTI				There is to grater that I could be
384								
385								
386			*****	*****	*****	*****		
387			; RIGH	IT CHANNE	L SERVICE	*		
388		÷	•		*****	****		
389			•					
390	P:0114	491F00	RIGHT	NOVE		B,L:\$1F		;Right channel process
391						~ # ~ * * * * * * * * * * * * * * * * *		;identical to Left channel,
392	P:0115	084F2F		HOVEP		X:M_RX,B		;except right channel index
								Tananaha i idana mimistor ilaken

393	P:0116 21E600		MOVE		B,YO		;registers (R6 and R7), and
394	P:0117 0502A6		MOVE		#2,M6	·	;first 10 gain table values
395	P:0118 310000		MOVE		#0,R1		;are used instead.
3 <del>96</del>							
397	P:0119 449E13		CLR	A	X:\$1E,X0		
398	P:011A 205ED8		MPY	X0,Y0,B	(R6)+		
399	P:011B 596700		MOVE			BO,Y:(R7)	
400	P:011C 0008F8		ORI	#\$08,MR			
401							
402		;		•••••			
403		; All	10 Filt	ers			
404		;					
405	P:011D 060A80		DQ	#10,RFBAI	4D		
	000125						
406	P:011F F0081B		CLR	В	X:(RO)+,XO	Y:(R6)+,Y0	
407	P:0120 F0F8DE		MAC	-X0,Y0,B	X:(R0)+,X0	Y:(R7)+,Y0	
408	P:0121 4ED7DA		MAC	X0,Y0,B		Y:(R7)-,Y0	
409	P:0122 F0080E		MAC	-X0,Y0,B	X:(R0)+,X0	Y:(R6)+,Y0	
410	P:0123 4609DB		MACR	X0,Y0,B	X:(R1)+,Y0	-	
411	P:0124 185E00		MOVE		B,X0	B,Y:(R6)+	
412	P:0125 204ED2		MAC	X0,Y0,A	(R6)+N6	•	
413		RFBAND					
414	•						
415	P:0126 00F7B8		ANDI	#\$F7,MR			
416	P:0127 052BA6		MOVE		#43,M6		
47							
418		;					
419		; Volu	me Scal	ing			
420		;					
421	P:0128 449000		MOVE		X:\$1D,X0		
422	P:0129 4EDF00		MOVE			Y:(R7)+,Y0	
423	P:012A 4E9ED2		MAC	X0,Y0,A		Y:\$1E,Y0	
424	P:0128 21C400		HOVE		A,XO		
425	P:012C 200008		MPY	X0,Y0,B			
426							
427	P:012D 204E3A		ASL	В	(R6)+N6		
428	P:012E 20003A		ASL	В			
429							
430	P:012F 18F400		MOVE		B,X0	#>\$8000,Y0	
	008000						
431	P:0131 200008		MPY	X0,Y0,B			
432							
433		;					
434		; Outp	ut Data	to CD Play	er		
435		;					
436							
437	P:0132 08CF2F	RXMIT	MOVEP		B,X:M_TX		
438							
439	P:0133 499F00		MOVE		L:\$1F,B		
440	P:0134 000004		RTI				
441							
442							

```
443
                          <u>,</u> **************
444
                         ;* DATA VARIABLES and CONSTANTS *
445
446
447
          P:0180
                                    ORG
                                            P:$18D
448
449
450
                              IIR Coefficients
451
                         ;-----
452
453
                         ; 31 Hz
454
                                   DC
                                            .4984587
                                                                               ;beta
455
                                            .0007706594
                                   DC
                                                                               ;alpha
456
                                            .9984491
                                   DC
                                                                               ; gamma
457
                         ; 62 Hz
458
                                   DC
                                            .496876
459
                                   DC
                                            .001562013
460
                                   DC
                                            .9968368
                         ; 125 Hz
461
462
                                   DC
                                            .4937405
463
                                            .003129769
464
                                   DC
                                            .9935817
465
                           250 Hz
466
                                   DC
                                            .4876357
467
                                   DÇ
                                            .006182143
468
                                            .9870087
                                   DC
469
                         ; 500 Hz
470
                                   DC
                                            .4757282
471
                                   DC
                                            .01213592
472
                                   DC
                                            .9732514
473
                         ; 1000 Hz
474
                                   DC
                                            .4531951
475
                                            .02340247
476
                                   DC
                                            .9435273
477
                         ; 2000 Hz
478
                                            .4128511
479
                                   DC
                                            .04357446
480
                                   DC
                                            .8760584
481
                         ; 4000 Hz
482
                                            .3474929
                                   DC
483
                                   DC
                                            .07625358
484
                                   DC
                                            .7136286
485
                         ; 8000 Hz
486
                                   DC
                                            .2601072
487
                                   DC
                                            .1199464
488
                                             .3176087
489
                          ; 16000 Hz
490
                                             .180994
                                    DC
491
                                    DC
                                            .159503
492
                                    DC
                                            - .4435172
493
494
```

495	;	
496	; Filter Gain	(G) Coefficients
497	;	• • • • • • • • • • • • • • • • • • • •
498		
499	DC	-0.200
500	DC	-0.187
501	DC	-0.171
502	DC	-0.160
503	DC	-0.150
504	ĐC	-0.137
505	DC.	-0.114
506	DC	-0.103
507		
508	DC	-0.092
509	DC	-0.080
510	DC	-0.067
511	DC	-0.051
512	DC	-0.039
513	DC	-0.027
514	DC	-0.015
515	DC	0.000
516	<b>50</b>	0.000
517	DC	0.000
518	DC	0.030
519	DC	0.060
520	DC	0.090
521	DC	0.120
522		
523	DC	0.150
524	DC	0.180
525	DC	0.210
526	20	0.050
527	DC	0.250
528	DC	0.290 0.340
529	DC	
530	DC	0.380
531	DC	0.460
532	DC	0.540
533	DC DC	0.750 0.999
534	<b>DC</b>	0.777
535		
536	•	(V) Coefficients
537	, votume dann	(v) coerricients
538	,	
539	D.C.	0.0000
540	DC	
	DC	0.0000
541	DC	0.0002
542	DC DC	0.0005
543	DC	0.0010
544	DC	0.0030
545	DC	0.0100
546	DC	0.0150
547		
548	DC	0.0200
549	DC	0.0300
550	DC	0.0400

0

Warnings

# Freescale Semiconductor, Inc.

```
551
                                   DC
                                            0.0600
552
                                   DC
                                            0.0800
                                   DC
                                           0.1000
553
                                            0.1200
554
                                   DC
555
                                   DC
                                            0.1500
556
                                            0.2000
                                   DC
557
558
                                   ĐC
                                            0.2500
                                            0.3000
                                   DC
559
                                            0.3500
560
                                   DC
561
                                   DC
                                            0.4000
                                            0.4500
                                   DC
562
                                            0.5000
                                   DC
563
564
                                   DC
                                            0,6000
565
                                            0.7000
566
                                   DC
                                            0.8000
567
                                   DC
                                            0.9000
568
                                   DC
569
                                   DC
                                            0.9999
570
                                   DC
                                            0.9999
                                   DC
                                            0.9999
571
                                            0.9999
572
                                   DC
                                   DC
                                            0.9999
573
574
575
576
                         ; Slide Pot Addresses
577
578
579
                                    DC
                                            $70
                                            $71
580
                                    DC
                                            $72
                                    DC
581
582
                                    DC
                                            $73
583
                                    DC
                                            $74
584
                                    DC
                                            $75
585
                                    DC
                                            $76
                                    DC
                                            $77
586
587
                                    DC
                                            $68
588
                                    DC
                                            $69
589
                                    DC
                                            $6A
590
                                    DC
                                            $6B
591
                                    DC
                                            $6C
592
                                            $6D
                                    DC
593
                                    DC
                                            $6E
594
                                            $6F
                                    DC
595
                                            $58
                                    DC
                                            $59
596
                                    DC
597
                                    DC
                                            $5A
598
                                            $5B
                                    DC
599
                                            $5C
                                    DC
600
601
                                    END
0
     Errors
```

APR2 MOTOROLA

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA

Literature Distribution Centers: USA: Motorola Literature Distribution P.O. Bux 20912. Pricent. Anzona 85036 EUROPE: Motorola Lid.; European Literature Centre: 88 Tanners Drive, Blakelands: Million Keymer, MK14 58P. England: JAPAN: Neppon Motorola Ltd.; 4:32-1, Nishi-Gotanda, Shiringarwa-ku, Tokyo 141 Japan. ASIA-PACIFIC. Motorola Semiconductors H.K. Ltd.; Selecon Harbour Center: No. 2 Dal King Street. Tai Po Industrial Estate Tai Po, N.T., Hong Kong	
MOTOROLA	APR2/D