- $4.5-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ Operation

Max $\mathrm{t}_{\mathrm{pd}}$ of 5.5 ns at 5 V

SN54ALS245A . . . J OR W PACKAGE
SN54AS245 . . . J PACKAGE
SN74ALS245A . . . DB, DW, N, OR NS PACKAGE SN74AS245 . . . DW, N, OR NS PACKAGE (TOP VIEW)

| DIR 1 | $\cup_{20}$ | $\mathrm{V}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| A1 ${ }^{2}$ | 19 | ] $\overline{O E}$ |
| A2 ${ }^{3}$ | 18 | ] B1 |
| A3 4 | 17 | B2 |
| A4 ${ }^{5}$ | 16 | ] В |
| A5 ${ }^{6}$ | 15 | ] ${ }^{\text {B }}$ |
| A6 ${ }^{7}$ | 14 | ] B5 |
| A7 ${ }^{8}$ | 13 | ] B6 |
| A8 [9 | 12 | B7 |
| GND [10 | 11. | ] B8 |

- 3-State Outputs Drive Bus Lines Directly
- pnp Inputs Reduce dc Loading

SN54ALS245A, SN54AS245 . . . FK PACKAGE (TOP VIEW)


## description/ordering information

ORDERING INFORMATION

| $\mathrm{T}_{\mathbf{A}}$ | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | PDIP - N | Tube | SN74ALS245A-1N | SN74ALS245A-1N |
|  |  |  | SN74ALS245AN | SN74ALS245AN |
|  |  |  | SN74AS245N | SN74AS245N |
|  | SOIC - DW | Tube | SN74ALS245ADW | ALS245A |
|  |  | Tape and reel | SN74ALS245ADWR |  |
|  |  | Tube | SN74ALS245A-1DW | ALS245A-1 |
|  |  | Tape and reel | SN74ALS245A-1DWR |  |
|  |  | Tube | SN74AS245DW | AS245 |
|  |  | Tape and reel | SN74AS245DWR |  |
|  | SOP - NS | Tape and reel | SN74ALS245ANSR | ALS245A |
|  |  | Tape and reel | SN74ALS245A-1NSR | ALS245A-1 |
|  |  | Tape and reel | SN74AS245NSR | 74AS245 |
|  | SSOP - DB | Tape and reel | SN74ALS245ADBR | G245A |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - J | Tube | SNJ54ALS245AJ | SNJ54ALS245AJ |
|  |  |  | SNJ54AS245J | SNJ54AS245J |
|  | CFP - W | Tube | SNJ54ALS245AW | SNJ54ALS245AW |
|  | LCCC - FK | Tube | SNJ54ALS245AFK | SNJ54ALS245AFK |
|  |  |  | SNJ54AS245FK | SNJ54AS245FK |

## description/ordering information(continued)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.
The devices allow data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so that the buses are effectively isolated.

The -1 version of the SN74ALS245A is identical to the standard version, except that the recommended maximum $\mathrm{I}_{\mathrm{OL}}$ is increased to 48 mA . There is no -1 version of the SN54ALS245A.

FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR |  |
| L | L | B data to $A$ bus |
| L | $H$ | A data to $B$ bus |
| $H$ | $X$ | Isolation |

## logic diagram, each gate (positive logic)



## To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (SN54ALS245A, SN74ALS245A) (unless otherwise noted) ${ }^{\dagger}$



I/O ports ......................................................................... 5.5 V
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 1): DB package ...................................... $70^{\circ} \mathrm{C} / \mathrm{W}$
DW package ......................................... $58^{\circ} \mathrm{C} / \mathrm{W}$
N package ............................................. $69^{\circ} \mathrm{C} / \mathrm{W}$
NS package ........................................ $60^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range ........................................................................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 2)

|  |  | SN54ALS245A |  |  | SN74ALS245A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.7 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -12 |  |  | -15 | mA |
| IOL | Low-level output current |  |  | 12 |  |  | 24 | mA |
|  |  |  |  |  |  |  | $48{ }^{\dagger}$ |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

† Applies only to the -1 version and only if $\mathrm{V}_{\mathrm{CC}}$ is between 4.75 V and 5.25 V
NOTE 2: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ Applies only to the -1 version and only if $\mathrm{V}_{\mathrm{CC}}$ is between 4.75 V and 5.25 V
$\ddagger$ All typical values are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ For I/O ports, the parameters $I_{I H}$ and $I_{I L}$ include the off-state output current.
I The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

## switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAXt } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54A | 245A | SN74AL | 245A |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A or B | B or A | 1 | 19 | 3 | 10 | ns |
| tPHL |  |  | 1 | 14 | 3 | 10 |  |
| tPZH | $\overline{\mathrm{OE}}$ | A or B | 2 | 30 | 5 | 20 | ns |
| tPZL |  |  | 2 | 29 | 5 | 20 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | A or B | 2 | 14 | 2 | 10 | ns |
| tplZ |  |  | 2 | 30 | 4 | 15 |  |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## absolute maximum ratings over operating free-air temperature range (SN54AS245, SN74AS245) (unless otherwise noted) $\ddagger$

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ ..... 7 V
Input voltage, $\mathrm{V}_{\mathrm{I}}$ : All inputs ..... 7 V
I/O ports ..... 5.5 V
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 1): DW package ..... $58^{\circ} \mathrm{C} / \mathrm{W}$
N package ..... $69^{\circ} \mathrm{C} / \mathrm{W}$
NS package ..... $60^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 2)

|  |  | SN54AS245 |  |  | SN74AS245 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -12 |  |  | -15 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS245 |  |  | SN74AS245 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| V IK |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{l}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{OH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=48 \mathrm{~mA}$ |  | 0.3 | 0.55 |  |  |  | V |
|  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |  |  | 0.35 | 0.55 |  |  |
| 1 | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  |  | 0.1 |  |  | 0.1 |  |  |
| ${ }^{\text {IIH }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | A or B ports $\ddagger$ |  |  |  |  | 70 |  |  | 70 |  |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |  |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.75 |  |  | -0.75 |  |  |
| Io§ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -50 |  | -150 | -50 |  | -150 | mA |  |
| ICC |  |  | Outputs high |  | 62 | 97 |  | 62 | 97 | mA |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs low |  | 95 | 143 |  | 95 | 143 |  |  |
|  |  | Outputs disabled |  | 79 | 123 |  | 79 | 123 |  |  |

$\dagger$ All typical values are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $I_{I H}$ and $I_{I L}$ include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.
switching characteristics (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to } \mathrm{MAXI} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS245 |  | SN74AS245 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | $A$ or B | B or A | 2 | 9.5 | 2 | 7.5 | ns |
| tPHL |  |  | 2 | 9 | 2 | 7 |  |
| tPZH | $\overline{\mathrm{OE}}$ | A or B | 2 | 11 | 2 | 9 | ns |
| tPZL |  |  | 2 | 10.5 | 2 | 8.5 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | A or B | 2 |  | 2 | 5.5 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 9.5 |  |

[^0]
## PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PULSE DURATIONS


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S 1 is open.
D. All input pulses have the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$, duty cycle $=50 \%$.
E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PACKAGE OPTION ADDENDUM
www.ti.com
5-Jul-2005

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 84030012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| 8403001RA | ACTIVE | CDIP | J | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| 8403001SA | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN54ALS245AJ | ACTIVE | CDIP | J | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN54AS245J | ACTIVE | CDIP | J | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN74ALS245ADBLE | OBSOLETE | SSOP | DB | 20 |  | TBD | Call TI | Call TI |
| SN74ALS245ADBR | ACTIVE | SSOP | DB | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| SN74ALS245ADBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| SN74ALS245ADW | ACTIVE | SOIC | DW | 20 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74ALS245ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74ALS245ADWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74ALS245AN | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74ALS245AN3 | OBSOLETE | PDIP | N | 20 |  | TBD | Call TI | Call TI |
| SN74ALS245ANSR | ACTIVE | SO | NS | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS245ANSRE4 | ACTIVE | So | NS | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS245ANSRG4 | ACTIVE | SO | NS | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS245DW | ACTIVE | SOIC | DW | 20 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74AS245DWE4 | ACTIVE | SOIC | DW | 20 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74AS245DWR | ACTIVE | SOIC | DW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74AS245DWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR Level-1-235C-UNLIM |
| SN74AS245N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74AS245NSR | ACTIVE | SO | NS | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS245NSRE4 | ACTIVE | SO | NS | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54ALS245AFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54ALS245AJ | ACTIVE | CDIP | $J$ | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54ALS245AW | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54AS245FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54AS245J | ACTIVE | CDIP | J | 20 | 1 | TBD | Call TI | Level-NC-NC-NC |

[^1]NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)


4040180-4/D 07/03
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G2O)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated


[^0]:    I For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[^1]:    ${ }^{(1)}$ The marketing status values are defined as follows:
    ACTIVE: Product device recommended for new designs.
    LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

