



14 Bit, 105 MSPS Analog-to-Digital Converter

FEATURES

- 14 Bit Resolution
- 105 MSPS Maximum Sample Rate
- SNR = 74 dBc at 105 MSPS and 50-MHz IF
- SFDR = 93 dBc at 105 MSPS and 50-MHz IF
- 2.2 V_{pp} Differential Input Range
- 5 V Supply Operation
- 3.3 V CMOS Compatible Outputs
- 1.9 W Total Power Dissipation
- 2s Complement Output Format
- On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit

- 52 Pin HTQFP Package With Exposed Heatsink
- Pin Compatible to the AD6644/45
- Industrial Temperature Range = −40°C to 85°C

APPLICATIONS

- Single and Multichannel Digital Receivers
- Base Station Infrastructure
- Instrumentation
- Video and Imaging

RELATED DEVICES

• Clocking: CDC7005


Amplifiers: OPA695, THS4509

DESCRIPTION

The ADS5424 is a 14 bit 105 MSPS analog-to-digital converter (ADC) that operates from a 5 V supply, while providing 3.3 V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip Track and Hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2 V_{PP} input range, simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

The ADS5424 is available in a 52 pin HTQFP with heatsink package and is pin compatible to the AD6645. The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full industrial temperature range (–40°C to 85°C).

FUNCTIONAL BLOCK DIAGRAM



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|---------------|--------------|-----------------------|-----------------------------------|--------------------|--------------------|------------------------------|
| A D 0 5 4 0 4 | HTQFP-52(1) | D.IV | 4000 1 0500 | A D O S 40 41 | ADS5424IPJY | Tray, 160 |
| ADS5424 | PowerPAD | PJY | -40°C to +85°C | ADS5424I | ADS5424IPJYR | Tape and Reel, 1000 |

⁽¹⁾ Thermal pad size: Octagonal 2,5 mm side

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

| | | ADS5424 | UNIT |
|------------------------------|--------------------------|------------------------------------|------|
| 0 | AV _{DD} to GND | 6 | ., |
| Supply voltage | DRV _{DD} to GND | 5 | V |
| Analog input to 0 | GND | -0.3 to AV _{DD} + 0.3 | V |
| Clock input to GND | | -0.3 to AV _{DD} + 0.3 | V |
| CLK to CLK | | ±2.5 | V |
| Digital data output to GND | | -0.3 to DRV _{DD} + 0.3 | ٧ |
| Operating temperature range | | -40 to 85 | °C |
| Maximum junction temperature | | 150 | °C |
| Storage temperature range | | -65 to 150 | °C |

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL CHARACTERISTICS(1)

| PARAMETER | TEST CONDITIONS | TYP | UNIT | | |
|-------------|--------------------------------------|------|------|--|--|
| θ JA | Soldered slug, no airflow | 22.5 | °C/W | | |
| θ JA | Soldered slug, 200-LPFM airflow | 15.8 | °C/W | | |
| θЈА | Unsoldered slug, no airflow | 33.3 | °C/W | | |
| θЈА | Unsoldered slug, 200-LPFM airflow | 25.9 | °C/W | | |
| θЈС | Bottom of package (heatslug) | 2 | °C/W | | |

⁽¹⁾ Using 25 thermal vias (5 x 5 array). See the Application Section.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because small parametric changes could cause the device not to meet its published specifications.

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|------|-----|------|------|
| Supplies | | | | • |
| Analog supply voltage, AV _{DD} | 4.75 | 5 | 5.25 | V |
| Output driver supply voltage, DRV _{DD} | 3 | 3.3 | 3.6 | V |
| Analog Input | | | | |
| Differential input range | | 2.2 | | Vpp |
| Input common-mode voltage, VCM | | 2.4 | | V |
| Digital Output | | | | |
| Maximum output load | | 10 | | pF |
| Clock Input | | | | |
| ADCLK input sample rate (sine wave) 1/t _C | 30 | | 105 | MSPS |
| Clock amplitude, sine wave, differential(1) | | 3 | | VPP |
| Clock duty cycle ⁽²⁾ | | 50% | | |
| Open free-air temperature range | -40 | | 85 | °C |

⁽¹⁾ See Figure 22 and Figure 23 for more information.

⁽²⁾ See Figure 21 for more information.



ELECTRICAL CHARACTERISTICS

Over full temperature range ($T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$), sampling rate = 105 MSPS, 50% clock duty cycle, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, -1 dBFS differential input, and 3 V_{PP} differential sinusoidal clock, unless otherwise noted

| PARAMETER | TEST CONDIT | IONS | MIN | TYP | MAX | UNIT |
|--|---|-----------------------------|-------|--------|-----|--------|
| Resolution | | | | 14 | | Bits |
| Analog Inputs | · | | | | | • |
| Differential input range | | | | 2.2 | | VPP |
| Differential input resistance | See Figure 32 | | | 1 | | kΩ |
| Differential input capacitance | See Figure 32 | | | 1.5 | | pF |
| Analog input bandwidth | | | | 570 | | MHz |
| Internal Reference Voltages | • | | | | | • |
| Reference voltage, VREF | | | | 2.4 | | V |
| Dynamic Accuracy | • | | | | | • |
| No missing codes | | | | Tested | | |
| Differential linearity error, DNL | f _{IN} = 5 MHz | | -0.95 | ±0.5 | 1.5 | LSB |
| Integral linearity error, INL | f _{IN} = 5 MHz | | | ±1.5 | | LSB |
| Offset error | | | -5 | 0 | 5 | mV |
| Offset temperature coefficient | | | | 1.7 | | ppm/°C |
| Gain error | | | -5 | 0.9 | 5 | %FS |
| PSRR | | | | 1 | | mV/V |
| Gain temperature coefficient | | | | 77 | | ppm/°C |
| Power Supply | · | | | | | |
| Analog gumph, gumpat laura | Var. full cools for 70 MHz | F _S = 92.16 MSPS | | 355 | | mA |
| Analog supply current, I _{AVDD} | V_{IN} = full scale, f_{IN} = 70 MHz | F _S = 105 MSPS | | 355 | 410 | IIIA |
| Output buffer output, outront Inc. (Do | Var – full cools, for – 70 MHz | F _S = 92.16 MSPS | | 38 | | mA |
| Output buffer supply current, IDRVDD | V_{IN} = full scale, f_{IN} = 70 MHz | F _S = 105 MSPS | | 40 | 47 | IIIA |
| Power dissipation | Total power with 10-pF load on each digital output to | F _S = 92.16 MSPS | | 1.9 | | W |
| i owei dissipation | ground, f _{IN} = 70 MHz | F _S = 105 MSPS | | 1.9 | 2.2 | VV |
| Power-up time | | F _S = 105 MSPS | | 20 | 100 | ms |



ELECTRICAL CHARACTERISTICS

Over full temperature range ($T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$), sampling rate = 105 MSPS, 50% clock duty cycle, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, -1 dBFS differential input, and 3 V_{PP} differential sinusoidal clock, unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|-----------------------------|-----------------------------|------|------|-----|------|
| Dynamic AC Characteristics | | | | | | |
| | f _{IN} = 10 MHz | F _S = 92.16 MSPS | | 74.5 | | dBc |
| | 1 N = 10 W112 | F _S = 105 MSPS | | 74.4 | | ubc |
| | f 20 MHz | F _S = 92.16 MSPS | | 74.4 | | dBc |
| | f _{IN} = 30 MHz | F _S = 105 MSPS | 73 | 74.3 | | dBc |
| | f _{IN} = 50 MHz | F _S = 92.16 MSPS | | 74.2 | | dBc |
| | 1 \(\) = 30 \(\) \(\) | F _S = 105 MSPS | | 74.2 | | UDC |
| Signal-to-noise ratio, SNR | for - 70 MHz | F _S = 92.16 MSPS | | 74 | | dBc |
| Signal-to-Hoise ratio, SINK | f _{IN} = 70 MHz | F _S = 105 MSPS | 72.5 | 74 | | ubc |
| | fry = 100 MHz | F _S = 92.16 MSPS | | 73.5 | | dBc |
| | f _{IN} = 100 MHz | F _S = 105 MSPS | | 73.5 | | UDC |
| | for = 170 MHz | F _S = 92.16 MSPS | | 72 | | dDo |
| | f _{IN} = 170 MHz | F _S = 105 MSPS | | 72 | | dBc |
| | f _{IN} = 230 MHz | F _S = 92.16 MSPS | | 71.5 | | dBc |
| | IIM = 520 MILS | F _S = 105 MSPS | | 71.5 | | UDC |
| | f 40 MHz | F _S = 92.16 MSPS | | 94 | | dDo |
| | f _{IN} = 10 MHz | F _S = 105 MSPS | | 93 | | dBc |
| | f _{IN} = 30 MHz | F _S = 92.16 MSPS | | 95 | | dBc |
| | | F _S = 105 MSPS | 85 | 95 | | dBc |
| | f _{IN} = 50 MHz | F _S = 92.16 MSPS | | 94 | | 4Da |
| | | F _S = 105 MSPS | | 93 | | dBc |
| Courieus fras dunamia rongo CEDD | . 70 MIL | F _S = 92.16 MSPS | | 89 | | dD. |
| Spurious-free dynamic range, SFDR | $f_{IN} = 70 \text{ MHz}$ | F _S = 105 MSPS | | 88 | | dBc |
| | f 400 MI I= | F _S = 92.16 MSPS | | 88 | | dDa |
| | f _{IN} = 100 MHz | F _S = 105 MSPS | | 87 | | dBc |
| | f 470 MH- | F _S = 92.16 MSPS | | 73 | | dD. |
| | f _{IN} = 170 MHz | F _S = 105 MSPS | | 73 | | dBc |
| | f | F _S = 92.16 MSPS | | 64 | | dD. |
| | f _{IN} = 230 MHz | F _S = 105 MSPS | | 64 | | dBc |
| | f 40 MH | F _S = 92.16 MSPS | | 74.4 | | dD. |
| | $f_{IN} = 10 \text{ MHz}$ | F _S = 105 MSPS | | 74.3 | | dBc |
| | f 20 MH | F _S = 92.16 MSPS | | 74.3 | | dD. |
| | $f_{IN} = 30 \text{ MHz}$ | F _S = 105 MSPS | 72.8 | 74.3 | | dBc |
| | for FO MILE | F _S = 92.16 MSPS | | 74.1 | | dDa |
| | $f_{IN} = 50 \text{ MHz}$ | F _S = 105 MSPS | | 74 | | dBc |
| Signal to poice a distortion CINIAD | for = 70 MH= | F _S = 92.16 MSPS | | 74 | | dPa |
| Signal-to-noise + distortion, SINAD | f _{IN} = 70 MHz | F _S = 105 MSPS | | 73.9 | | dBc |
| | fo 400 MI !- | F _S = 92.16 MSPS | | 73.3 | | dD. |
| | f _{IN} = 100 MHz | F _S = 105 MSPS | | 73.3 | | dBc |
| | | F _S = 92.16 MSPS | | 69.3 | | 4D- |
| | f _{IN} = 170 MHz | F _S = 105 MSPS | | 69.1 | | dBc |
| | for a 200 MALE | F _S = 92.16 MSPS | | 63.4 | | dD- |
| | f _{IN} = 230 MHz | F _S = 105 MSPS | | 63.4 | | dBc |



ELECTRICAL CHARACTERISTICS

Over full temperature range ($T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$), sampling rate = 105 MSPS, 50% clock duty cycle, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, -1 dBFS differential input, and 3 Vpp differential sinusoidal clock, unless otherwise noted

| PARAMETER | TEST CONDITIONS | MIN TYP MAX | UNIT |
|--|-----------------------------|-------------|------|
| | f _{IN} = 10 MHz | 100 | dBc |
| | f _{IN} = 30 MHz | 105 | dBc |
| | f _{IN} = 50 MHz | 98 | dBc |
| Second harmonic, HD2 | f _{IN} = 70 MHz | 98 | dBc |
| | f _{IN} = 100 MHz | 98 | dBc |
| | f _{IN} = 170 MHz | 98 | dBc |
| | f _{IN} = 230 MHz | 96 | dBc |
| | f _{IN} = 10 MHz | 93 | dBc |
| | f _{IN} = 30 MHz | 95 | dBc |
| Third have and LID2 | f _{IN} = 50 MHz | 93 | dBc |
| Third harmonic, HD3 | f _{IN} = 100 MHz | 87 | dBc |
| | f _{IN} = 170 MHz | 73 | dBc |
| | f _{IN} = 230 MHz | 64 | dBc |
| | f _{IN} = 10 MHz | 93 | dBc |
| | f _{IN} = 30 MHz 95 | | dBc |
| | f _{IN} = 50 MHz 93 | | dBc |
| Worst-harmonic / spur (other than HD2 and HD3) | f _{IN} = 70 MHz | 88 | dBc |
| | f _{IN} = 100 MHz | 88 | dBc |
| | f _{IN} = 170 MHz | 88 | dBc |
| | f _{IN} = 230 MHz | 88 | dBc |
| RMS idle channel noise | Input pins tied together | 0.9 | LSB |

DIGITAL CHARACTERISTICS

Over full temperature range ($T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$), $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, unless otherwise noted

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|--------------------------|-----|----------------------|-----|------|
| Digital Outputs | | | | | |
| Low-level output voltage | $C_{LOAD} = 10 pF^{(1)}$ | | 0.1 | 0.6 | V |
| High-level output voltage | $C_{LOAD} = 10 pF^{(1)}$ | 2.6 | 3.2 | | V |
| Output capacitance | | | 3 | | pF |
| DMID | | | DRV _{DD} /2 | | V |

⁽¹⁾ Equivalent capacitance to ground of (load + parasitics of transmission lines).



TIMING CHARACTERISTICS(3)

Over full temperature range, $AV_{DD} = 5 \text{ V}$, $DRV_{DD} = 3.3 \text{ V}$, sampling rate = 105 MSPS

| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNIT |
|------------------------|---|-----|-------------------|-----|--------|
| Aperture Time | | • | | | |
| tA | Aperture delay | | 500 | | ps |
| tj | Clock slope independent aperture uncertainity (jitter) | | 150 | | fs |
| kj | Clock slope dependent jitter factor | | 50 | | μV |
| Clock Input | • | • | | | |
| ^t CLK | Clock period | | 9.5 | | ns |
| tCLKH ⁽¹⁾ | Clock pulsewidth high | | 4.75 | | ns |
| tCLKL ⁽¹⁾ | Clock pulsewidth low | | 4.75 | | ns |
| Clock to DataReady (D | DRY) | | | | |
| ^t DR | Clock rising 50% to DRY falling 50% | 2.8 | 3.9 | 4.7 | ns |
| ^t C_DR | Clock rising 50% to DRY rising 50% | | t _{DR} + | | ns |
| tC_DR_50% | Clock rising 50% to DRY rising 50% with 50% duty cycle clock | 7.6 | 8.7 | 9.5 | ns |
| Clock to DATA, OVR(4 | | | | | • |
| t _r | Data VOL to data VOH (rise time) | | 2 | | ns |
| tf | Data VOH to data VOL (fall time) | | 2 | | ns |
| L | Latency | | 3 | | Cycles |
| tsu(C) | Valid DATA ⁽²⁾ to clock 50% with 50% duty cycle clock (setup time) | 1.8 | 3.4 | | ns |
| tH(C) | Clock 50% to invalid DATA ⁽²⁾ (hold time) | 2.6 | 3.6 | | ns |
| DataReady (DRY) to D | ATA, OVR ⁽⁴⁾ | | | | • |
| tsu(DR)_50% | Valid DATA ⁽²⁾ to DRY 50% with 50% duty cycle clock (setup time) | 1.8 | 2.6 | | ns |
| ^t h(DR)_50% | DRY 50% to invalid DATA ⁽²⁾ with 50% duty cycle clock (hold time) | 3.9 | 4.4 | | ns |

- See Figure 21 for more information.
 See V_{OH} and V_{OL} levels.
 All values obtained from design and characterization.
 Data is updated with clock rising edge or DRY falling edge.





Figure 1. Timing Diagram



PIN CONFIGURATION



PIN ASSIGNMENTS

| TER | MINAL | DECODINE |
|-------------------|---|--|
| NAME | NO. | DESCRIPTION |
| DRV _{DD} | 1, 33, 43 | 3.3 V power supply, digital output stage only |
| GND | 2, 4, 7, 10, 13, 15, 17, 19, 21, 23, 25, 27, 29, 34, 42 | Ground |
| VREF | 3 | 2.4 V reference. Bypass to ground with a 0.1-μF microwave chip capacitor. |
| CLK | 5 | Clock input. Conversion initiated on rising edge. |
| CLK | 6 | Complement of CLK, differential input |
| AV _{DD} | 8, 9, 14, 16, 18, 22, 26, 28, 30 | 5 V analog power supply |
| AIN | 11 | Analog input |
| AIN | 12 | Complement of AIN, differential analog input |
| C1 | 20 | Internal voltage reference. Bypass to ground with a 0.1-µF chip capacitor. |
| C2 | 24 | Internal voltage reference. Bypass to ground with a 0.1-µF chip capacitor. |
| DNC | 31 | Do not connect |
| OVR | 32 | Overrange bit. A logic level high indicates the analog input exceeds full scale. |
| DMID | 35 | Output data voltage midpoint. Approximately equal to (DV _{CC})/2 |
| D0 (LSB) | 36 | Digital output bit (least significant bit); two's complement |
| D1-D5, D6-D12 | 37–41, 44–50 | Digital output bits in two's complement |
| D13 (MSB) | 51 | Digital output bit (most significant bit); two's complement |
| DRY | 52 | Data ready output |



DEFINITION OF SPECIFICATIONS

Analog Bandwidth

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

Aperture Delay

The delay between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine wave clock results in a 50% duty cycle.

Maximum Conversion Rate

The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate

The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSB.

Integral Nonlinearity (INL)

The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSB.

Gain Error

The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range.

Offset Error

The offset error is the difference, given in number of LSBs, between the ADC's actual value average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

Temperature Drift

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree celcius of the paramter from T_{MIN} or T_{MAX} . It is computed as the maximum variation of that parameter over the whole temperature range divided by $T_{MAX} - T_{MIN}$.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), excluding the power at dc and the first five harmonics.

$$SNR = 10Log_{10} \frac{P_S}{P_N}$$

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

$$SINAD = 10Log_{10} \frac{P_S}{P_N + P_D}$$

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.



Total Harmonic Distortion (THD)

THD is the ratio of the fundamental power (P_S) to the power of the first five harmonics (P_D) .

$$THD = 10Log_{10} \frac{P_S}{P_D}$$

THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR)

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).


Two-Tone Intermodulation Distortion

IMD3 is the ratio of the power of the fundamental (at frequiencies f_1 , f_2) to the power of the worst spectral component at either frequency $2f_1 - f_2$ or $2f_2 - f_1$). IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference or dBFS (dB to full scale) when it is referred to the full-scale range.



TYPICAL CHARACTERISTICS

Typical values are at T_A = 25°C, AV_{DD} = 5 V, DRV_{DD} = 3.3 V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3 V_{PP} sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted








Figure 3




Figure 4





Figure 5









Figure 7





Typical values are at $T_A = 25^{\circ}C$, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3 Vpp sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted














Figure 13



Typical values are at $T_A = 25^{\circ}C$, $AV_{DD} = 5 V$, $DRV_{DD} = 3.3 V$, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, $3 V_{PP}$ sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 14

TWO-TONE SPURIOUS-FREE DYNAMIC RANGE




Figure 16

TOTAL POWER

1.90 1.89 1.88 1.87 1.86 1.85 1.85 1.85 1.85 1.85 1.81 1.82 1.81

 f_S – Sampling Frequency – MSPS **Figure 18**

80

100

120

140




Figure 15

NOISE HISTOGRAM WITH INPUTS SHORTED




Figure 17

INPUT BANDWIDTH




Figure 19



Typical values are at $T_A = 25^{\circ}C$, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3 Vpp sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 20





Figure 22



SPURIOUS-FREE DYNAMIC RANGE




Figure 21




Figure 23

SIGNAL-TO-NOISE RATIO
vs
SUPPLY VOLTAGE AND AMBIENT TEMPERATURE




Figure 25



Typical values are at $T_A = 25^{\circ}C$, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, $3 V_{PP}$ sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted





Figure 26



SIGNAL-TO-NOISE RATIO




Figure 27




Figure 29



Typical values are at $T_A = 25^{\circ}C$, $AV_{DD} = 5$ V, $DRV_{DD} = 3.3$ V, differential input amplitude = -1 dBFS, sampling rate = 105 MSPS, 3 Vpp sinusoidal clock, 50% duty cycle, 16k FFT points, unless otherwise noted




Figure 30.




Figure 31.



EQUIVALENT CIRCUITS




Figure 32. Analog Input




Figure 33. Digital Output




Figure 34. Clock Input




Figure 35. Reference




Figure 36. Decoupling Pin




Figure 37. DMID Generation



THEORY OF OPERATION

The ADS5424 is a 14 bit, 105 MSPS, monolithic pipeline analog to digital converter. Its bipolar analog core operates from a 5 V supply, while the output uses 3.3 V supply for compatibility with the CMOS family. The conversion process is initiated by the rising edge of the external input clock. At that instant, the differential input signal is captured by the input track and hold (T&H) and the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This process results in a data latency of three clock cycles, after which the output data is available as a 14 bit parallel word, coded in binary two's complement format.

INPUT CONFIGURATION

The analog input for the ADS5424 (see Figure 32) consists of an analog differential buffer followed by a bipolar track-and-hold. The analog buffer isolates the source driving the input of the ADC from any internal switching. The input common mode is set internally through a 500 Ω resistor connected from 2.4 V to each of the inputs. This results in a differential input impedance of 1 k Ω .

For a full-scale differential input, each of the differential lines of the input signal (pins 11 and 12) swings symmetrically between 2.4 +0.55 V and 2.4 –0.55 V. This means that each input is driven with a signal of up to 2.4 ± 0.55 V, so that each input has a maximum signal swing of 1.1 V_{PP} for a total differential input signal swing

of 2.2 V_{PP}. The maximum swing is determined by the internal reference voltage generator eliminating any external circuitry for this purpose.

The ADS5424 obtains optimum performance when the analog inputs are driven differentially. The circuit in Figure 38 shows one possible configuration using an RF transformer with termination either on the primary or on the secondary of the transformer. If voltage gain is required a step up transformer can be used. For higher gains that would require impractical higher turn ratios on the transformer, a single-ended amplifier driving the transformer can be used (see Figure 39). Another circuit optimized for performance would be the one on Figure 40, using the THS4304 or the OPA695. Texas Instruments has shown excellent performance on this configuration up to 10 dB gain with the THS4304 and at 14 dB gain with the OPA695. For the best performance, they need to be configured differentially after the transformer (as shown) or in inverting mode for the OPA695 (see SBAA113); otherwise, HD2 from the op amps limits the useful frequency.




Figure 38. Converting a Single-Ended Input to a Differential Signal Using RF Transformers




Figure 39. Using the OPA695 With the ADS5424






Figure 40. Using the THS4304 With the ADS5424

Besides these, Texas Instruments offers a wide selection of single-ended operational amplifiers (including the THS3201, THS3202 and OPA847) that can be selected depending on the application. An RF gain block amplifier, such as Texas Instrument's THS9001, can also be used with an RF transformer for high input frequency applications. For applications requiring dc-coupling with the signal source, instead of using a topology with three single ended amplifiers, a differential input/differential output amplifier like the THS4509 (see Figure 41) can be used, which minimizes board space and reduce number of components.

Figure 43 shows their combined SNR and SFDR performance versus frequency with -1 dBFS input signal level and sampling at 80MSPS.

On this configuration, the THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424.

The 225 Ω resistors and 2.7 pF capacitor between the THS4509 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100 MHz (–3 dB).

For this test, an Agilent signal generator is used for the signal source. The generator is an ac-coupled 50 Ω source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source.

Input termination is accomplished via the 69.8 Ω resistor and 0.22 μF capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22 μF capacitor and 49.9 Ω resistor is inserted to ground across the 69.8 Ω resistor and 0.22 μF capacitor on the alternate input to balance the circuit.

Gain is a function of the source impedance, termination, and 348 Ω feedback resistor. See the THS4509 data sheet for further component values to set proper 50 Ω termination for other common gains.

Since the ADS5424 recommended input common-mode voltage is +2.4 V, the THS4509 is operated from a single power supply input with V_{S+} = +5 V and V_{S-} = 0 V (ground). This maintains maximum headroom on the internal transistors of the THS4509.






Figure 41. Using the THS4509 With the ADS5424




Figure 42. Performance vs Input Frequency for the THS4509 + ADS5424 Configuration




Figure 43. Single-Ended Clock

CLOCK INPUTS

The ADS5424 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both

configurations. In low input frequency applications, where jitter may not be a big concern, the use of single-ended clock (see Figure 43) could save some cost and board space without any trade-off in performance. When driven on this configuration, it is best to connect CLKM (pin 11) to ground with a 0.01 μF capacitor, while CLKP is ac-coupled with a 0.01 μF capacitor to the clock source, as shown in Figure 40.




Figure 44. Differential Clock

Nevertheless, for jitter sensitive applications, the use of a differential clock will have some advantages (as with any other ADCs) at the system level. The first advantage is that it allows for common-mode noise rejection at the PCB level. A further analysis (see Clocking High Speed Data Converters, SLYT075) reveals one more advantage. The following formula describes the different contributions to clock jitter:

The first term would represent the external jitter, coming from the clock source, plus noise added by the system on the clock distribution, up to the ADC. The second term is the ADC contribution, which can be divided in two portions. The first does not depend directly on any external factor. That is the best we can get out of our ADC. The second contribution is a term inversely proportional to the clock slope. The faster the slope, the smaller this term will be. As an example, we could compute the ADC jitter contribution from a sinusoidal input clock of 3 V_{DD} amplitude and Fs = 80 MSPS:

ADC_jitter = sqrt
$$((150fs)^2 + (5 \times 10^{-5})/(1.5 \times 2 \times PI \times 80 \times 10^{6}))^2) = 164fs$$

The use of differential clock allows for the use of bigger clock amplitudes without exceeding the absolute maximum ratings. This, on the case of sinusoidal clock, results on higher slew rates which minimizes the impact of the jitter factor inversely proportional to the clock slope.



Figure 44 shows this approach. The back-to-back Schottky can be added to limit the clock amplitude in cases where this would exceed the absolute maximum ratings, even when using a differential clock. Figure 22 and Figure 23 show the performance versus input clock amplitude for a sinusoidal clock.




Figure 45. Differential Clock Using PECL Logic

Another possibility is the use of a logic based clock, as PECL. In this case, the slew rate of the edges will most likely be much higher than the one obtained for the same clock amplitude based on a sinusoidal clock. This solution would minimize the effect of the slope dependent ADC jitter. Nevertheless, observe that for the ADS5424, this term is small and has been optimized. Using logic gates to square a sinusoidal clock may not produce the best results as logic gates may not have been optimized to act as comparators, adding too much jitter while squaring the inputs.

The common-mode voltage of the clock inputs is set internally to 2.4 V using internal 1 k Ω resistors. It is recommended to use an ac coupling, but if for any reason, this scheme is not possible, due to, for instance, asynchronous clocking, the ADS5424 presents a good tolerance to clock common-mode variation (see Figure 20).

Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided. Figure 21 shows the performance variation of the ADC versus clock duty cycle.

DIGITAL OUTPUTS

The ADC provides 14 data outputs (D13 to D0, with D13 being the MSB and D0 the LSB), a data-ready signal (DRY, pin 52), and an out-of-range indicator (OVR, pin 32) that equals 1 when the output reaches the full-scale limits.

The output format is two's complement. When the input voltage is at negative full scale (around -1.1 V differential), the output will be, from MSB to LSB, 10 0000 0000 0000. Then, as the input voltage is increased, the output switches to 10 0000 0000 0001, 10 0000 0000 0010 and so on until 11 1111 1111 right before mid-scale (when both inputs are tight together if we neglect offset errors). Further increases on input voltage, outputs the word 00 0000 0000 0000, to be followed by 00 0000 0000 0001, 00 0000 0000 0010 and so on until reaching 01 1111 1111 1111 at full-scale input (1.1-V differential).

Although the output circuitry of the ADS5424 has been designed to minimize the noise produced by the transients of the data switching, care must be taken when designing the circuitry reading the ADS5424 outputs. Output load capacitance should be minimized by minimizing the load on the output traces, reducing their length and the number of gates connected to them, and by the use of a series resistor with each pin. Typical numbers on the data sheet tables and graphs are obtained with 100 Ω series resistor on each digital output pin, followed by a 74AVC16244 digital buffer as the one used in the evaluation board.

POWER SUPPLIES

The use of low noise power supplies with adequate decoupling is recommended, being the linear supplies the first choice versus switched ones, which tend to generate more noise components that can be coupled to the ADS5424.



The ADS5424 uses two power supplies. For the analog portion of the design, a 5 V AVDD is used, while for the digital outputs supply (DRV_{DD}), we recommend the use of 3.3 V. All the ground pins are marked as GND, although AGND pins and DRGND pins are not tied together inside the package. Customers willing to experiment with different grounding schemes should know that AGND pins are 4, 7, 10, 13, 15, 17, 19, 21, 23, 25, 27, and 29, while DRGND pins are 2, 34, and 42. Nevertheless, we recommend that both grounds are tied together externally, using a common ground plane. That is the case on the production test boards and modules provided to customer for evaluation. In order to obtain the best performance, user should layout the board to guarantee that the digital return currents do not flow under the analog portion of the board. This can be achieved without the need to split the board and just with careful component placing and increasing the number of vias and ground planes.

Finally, notice that the metallic heat sink under the package is also connected to analog ground.

LAYOUT INFORMATION


The evaluation board represents a good guideline of how to layout the board to obtain the maximum performance out of the ADS5424. General design rules as the use of multilayer boards, single ground plane for both, analog and digital ADC ground connections and local decoupling ceramic chip capacitors should be applied. The input traces should be isolated from any external source of interference or noise, including the digital outputs as well as the clock traces. Clock should also be isolated from other signals, especially on applications where low jitter is required, as high IF sampling.

Besides performance oriented rules, special care has to be taken when considering the heat dissipation out of the device. The thermal heat sink (octagonal, with 2,5 mm on each side) should be soldered to the board, and provision for more than 16 ground vias should be made. The thermal package information describes the T_{JA} values obtained on the different configurations.



MECHANICAL DATA

PJY (S-PQFP-G52) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-SM-782 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PJY (S-PQFP-G52)

PLASTIC QUAD FLATPACK




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com.

PJY (S-PQFP-G52)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated