# 8-Channel, 10-Bit, 40MSPS, 1.8V CMOS ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- 8 DIFFERENTIAL ANALOG INPUTS
- 1Vp-p DIFFERENTIAL INPUT RANGE
- INT/EXT VOLTAGE REFERENCE
- ANALOG/DIGITAL SUPPLY 1.8V
- DIGITAL I/O SUPPLY 1.8V/3.3V
- INTEGRAL NONLINEARITY: $\pm 0.8$ LSB
- SIGNAL-TO-NOISE: 58dB at $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$
- SPURIOUS-FREE DYNAMIC RANGE: 72dB at $\mathrm{f}_{\text {IN }}=20 \mathrm{MHz}$
- 794mW POWER DISSIPATION
- INDIVIDUAL CHANNEL POWER-DOWN


## - 257-LEAD, 0.8 BALL PITCH, PLASTIC MicroSTAR BGA ${ }^{\text {TM }}$ ( $\mathbf{1 6} \cdot \mathbf{1 6 m m}$ )

## DESCRIPTION

The ADS5120 is a low-power, 8 -channel, 10 -bit, 40MSPS CMOS Analog-to-Digital Converter (ADC) that operates from a single 1.8 V supply, while offering 1.8 V and 3.3 V digital I/O flexibility. A single-ended input clock is used for simultaneous sampling of up to eight analog differential input channels. The flexible duty cycle adjust circuit (DCASEL) allows the use of a non- $50 \%$ clock duty cycle. Individual standby pins allow users the ability to power-down any number of ADCs. A sample-andhold stage is added in front of the ADC and a digital error correction circuit is used to generate the final digital code.

The internal reference can be bypassed to use an external reference to suit the accuracy and temperature drift requirements of the application. A 10 -bit parallel bus on eight channels is provided with 3 -state outputs.
The speed, resolution, and low-power of the ADS5120 makes it ideal for applications requiring high-density signal processing in low-power environments.
The ADS5120 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## APPLICATIONS

## - PORTABLE ULTRASOUND

- PORTABLE INSTRUMENTATION

MicroSTAR BGA is a trademark of Texas Instruments.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$


NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE-LEAD | PACKAGE <br> DESIGNATOR | SPECIFIED <br> TEMPERATURE <br> RANGE | PACKAGE <br> MARKING | ORDERING <br> NUMBER | TRANSPORT <br> MEDIA, QUANTITY |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5120 | MicroSTAR BGA-257 | GHK | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | ADS5120CGHK | ADS5120CGHK | Tray, 90 |

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

## BLOCK DIAGRAM



## DC CHARACTERISTICS

$A V_{D D}=D V_{D D}=1.8 \mathrm{~V}, D R V_{D D}=3.3 \mathrm{~V}$, Clock $=40 \mathrm{MSPS}, 50 \%$ Clock Duty Cycle, -0.5 dBFS Input Span, Internal Reference, and $\mathrm{T}_{\mathrm{MIN}}=0^{\circ} \mathrm{C}$, and $\mathrm{T}_{\mathrm{MAX}}=+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITION | ADS5120 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 10 |  | Bits |
| DC ACCURACY <br> Differential Nonlinearity (DNL) Integral Nonlinearity (INL) <br> No Missing Codes <br> Gain Error <br> Offset Error <br> Gain Temperature Coefficient Gain Matching | External Reference <br> External Reference | $\begin{aligned} & -0.9 \\ & -1.5 \\ & -1.0 \end{aligned}$ | $\begin{gathered} \pm 0.4 \\ \pm 0.8 \\ \text { Tested } \\ 0.1 \\ 0.2 \\ 80 \\ \pm 0.4 \end{gathered}$ | $\begin{aligned} & +1.0 \\ & +1.5 \\ & +1.0 \\ & +1.8 \end{aligned}$ | LSB LSB <br> \%FSR <br> \%FSR <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> \%FSR |
| ANALOG INPUT <br> Input Voltage Range (AIN+, AIN-) Input Voltage, Differential Full-Scale Input Common-Mode Range Input Resistance, $\mathrm{R}_{\mathrm{IN}}$ Input Capacitance, $\mathrm{C}_{\text {IN }}$ | $\mathrm{f}_{\mathrm{CLK}}=40 \mathrm{MSPS}$ | REFB | $\begin{gathered} 1 \\ \mathrm{FT}+\mathrm{REF} \\ 83 \\ 5 \\ \hline \end{gathered}$ | REFT | $\begin{gathered} \mathrm{V} \\ \mathrm{Vp}-\mathrm{p} \\ \mathrm{~V} \\ \mathrm{k} \Omega \\ \mathrm{pF} \\ \hline \end{gathered}$ |
| INTERNAL REFERENCE VOLTAGES <br> Reference, Top (REFT) <br> Reference, Bottom (REFB) <br> Int Reference Temperature Coefficient |  | $\begin{aligned} & 1.30 \\ & 0.76 \end{aligned}$ | $\begin{gathered} 1.34 \\ 0.81 \\ 50 \end{gathered}$ | $\begin{aligned} & 1.40 \\ & 0.85 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| EXTERNAL REFERENCE GENERATION <br> Reference, Top (REFT) <br> Reference, Bottom (REFB) <br> Input Resistance, REFR ${ }_{\text {IN }}$ (between REFB and REFT) |  | $\begin{aligned} & 1.15 \\ & 0.65 \end{aligned}$ | $\begin{gathered} 1.25 \\ 0.75 \\ 80 \end{gathered}$ | $\begin{aligned} & 1.35 \\ & 0.85 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Operating Supply Current, $\mathrm{I}_{\mathrm{DD}}$ <br> Analog Operating Supply Current, IAV ${ }_{\text {DD }}$ <br> Digital Operating Supply Current, IDV ${ }_{D D}$ <br> Driver Operating Supply Current, IDRV ${ }_{\text {DD }}$ <br> Operating Voltage <br> $A V_{D D}$ <br> $D V_{D D}$ <br> $D_{\text {R }}$ D <br> Power-Dissipation <br> Standby Power ( $\overline{\mathrm{STBY}}$ ) <br> PSRR, Power-Supply Rejection Ratio | $\mathrm{f}_{\mathrm{IN}}=3.5 \mathrm{MHz}$ $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ <br> CLK Running <br> CLK Stopped <br> PDREF $=1$, External REF, CLK Running <br> PDREF $=1$, External REF, CLK Stopped $\pm 5 \%$ | $\begin{aligned} & 1.65 \\ & 1.65 \\ & 1.65 \end{aligned}$ | $\begin{gathered} 398 \\ 294 \\ 44 \\ 53 \\ \\ 1.8 \\ 1.8 \\ 1.8 \\ 794 \\ 68 \\ 60 \\ 10 \\ 2.5 \\ 0.8 \end{gathered}$ | 450 340 49 60 2.0 2.0 3.6 850 15 5 | mA <br> mA <br> mA <br> mA <br> V <br> V <br> V <br> mW <br> mW <br> mW <br> mW <br> mW <br> $\mathrm{mV} / \mathrm{V}$ |

## DC CHARACTERISTICS

$A V_{D D}=D V_{D D}=1.8 V, D R V_{D D}=3.3 V$, Clock $=40 \mathrm{MSPS}, 50 \%$ Clock Duty Cycle, -0.5 dBFS Input Span, Internal Reference, and $T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted.

| PARAMETER | CONDITION | ADS5120 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| DIGITAL INPUTS ( $\overline{\text { STBY }} \mathbf{A - H , ~ P D R E F , ~} \overline{\mathrm{OE}}$ ) <br> High-Level Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ <br> Low-Level Input Voltage, $\mathrm{V}_{\mathrm{IL}}$ <br> High-Level Input Current, $\mathrm{I}_{\mathrm{IH}}$ <br> Low-Level Input Current, I IL | $\begin{gathered} \mathrm{DRV}_{\mathrm{DD}}=3.3 \mathrm{~V} / 1.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{HH}}=\mathrm{DRV}_{\mathrm{DD}} \\ \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{gathered}$ | $0.70 \cdot \mathrm{DRV}_{\text {D }}$ |  | $\begin{gathered} 0.25 \cdot \text { DRV }_{\mathrm{DD}} \\ \pm 1 \\ \pm 1 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DIGITAL INPUTS (DCASEL) <br> High-Level Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ Low-Level Input Voltage, $\mathrm{V}_{\mathrm{IL}}$ High-Level Input Current, $\mathrm{I}_{\mathrm{IH}}$ Low-Level Input Current, I IL | $\begin{gathered} \mathrm{V}_{\mathrm{IH}}=\mathrm{DV} \mathrm{DD}_{\mathrm{DD}} \\ \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{gathered}$ | $0.70 \cdot \mathrm{DV}^{\text {DD }}$ |  | $\begin{gathered} 0.25 \cdot \mathrm{DV}_{\mathrm{DD}} \\ \pm 1 \\ \pm 1 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DIGITAL OUTPUTS ( $\mathrm{DRV}_{\mathrm{DD}}=3.3 / 1.8 \mathrm{~V}$ ) <br> High-Level Output Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> Low-Level Output Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> External Load Capacitance, $\mathrm{C}_{\mathrm{L}}$ <br> 3-State Leakage Current, I LEAK | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A} \\ & \overline{\mathrm{OE}}=\mathrm{HIGH} \end{aligned}$ | $0.8 \cdot \mathrm{DRV}_{\mathrm{DD}}$ | 15 | $\begin{gathered} 0.2 \cdot \mathrm{DRV}_{\mathrm{DD}} \\ \pm 1 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mu \mathrm{~A} \end{gathered}$ |

## TARGETED AC CHARACTERISTICS

$A V_{D D}=D V_{D D}=1.8 \mathrm{~V}, D R V_{D D}=3.3 \mathrm{~V}, 50 \%$ Clock Duty Cycle, CLK $=40 \mathrm{MSPS}$, Analog input at -0.5 dBFS Input Span, Internal voltage reference, $\mathrm{T}_{\mathrm{MIN}}=0^{\circ} \mathrm{C}$, $\mathrm{T}_{\text {MAX }}=70^{\circ} \mathrm{C}$, and typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER |  | CONDITION | ADS5120 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Signal-to-Noise Ratio | (SNR) |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=3.5 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 58 \\ & 58 \\ & 58 \\ & \hline \end{aligned}$ |  | dB <br> dB <br> dB |
| Signal-to-Noise and Distortion | (SINAD) | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =3.5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{N}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & \hline 57 \\ & 57 \\ & 57 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Effective Number of Bits | (ENOB) | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =3.5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \hline 8.8 \\ & 8.8 \\ & 8.8 \end{aligned}$ | $\begin{aligned} & \hline 9.2 \\ & 9.2 \\ & 9.2 \end{aligned}$ |  | Bits <br> Bits <br> Bits |
| Spurious-Free Dynamic Range | (SFDR) | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =3.5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & \hline 73 \\ & 72 \\ & 72 \end{aligned}$ |  | dBc <br> dBc <br> dBc |
| 2nd-Harmonic Distortion | (HD2) | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=3.5 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 68 \\ & 68 \end{aligned}$ | $\begin{aligned} & 79 \\ & 80 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBc} \\ & \mathrm{dBc} \\ & \mathrm{dBc} \end{aligned}$ |
| 3rd-Harmonic Distortion | (HD3) | $\begin{aligned} \mathrm{f}_{\mathrm{IN}} & =3.5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{N}} & =10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{IN}} & =20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 76 \\ & 78 \\ & 73 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBc} \\ & \mathrm{dBc} \\ & \mathrm{dBc} \end{aligned}$ |
| 2-Tone Intermod. Distortion <br> Channel-to-Channel Crosstalk <br> Large-Signal Bandwidth <br> Over-Voltage Recovery Time ${ }^{(1)}$ <br> Differential Gain ${ }^{(1)}$ <br> Differential Phase ${ }^{(1)}$ | $\begin{array}{r} \text { (IMD) } \\ \text { (FPBW) } \end{array}$ | $\begin{gathered} \mathrm{f}_{1}=4.43 \mathrm{MHz}, \mathrm{f}_{2}=4.53 \mathrm{MHz} \text { at }-6.5 \mathrm{~dB} \\ \mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{DRV}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \hline-69 \\ 89 \\ 300 \\ 20 \\ \pm 1 \\ \pm 0.25 \end{gathered}$ |  | dBFS <br> dB <br> MHz <br> ns <br> \% <br> Degree |

NOTE: (1) Assured by design.

## SWITCHING CHARACTERISTICS

$A V_{D D}=D V_{D D}=1.8 \mathrm{~V}, D R V_{D D}=3.3 \mathrm{~V}, 50 \%$ Clock Duty Cycle, CLK $=40 \mathrm{MSPS}$, Analog input at -0.5 dBFS Input Span, Internal voltage reference, $\mathrm{T}_{\mathrm{MIN}}=0^{\circ} \mathrm{C}$, $\mathrm{T}_{\mathrm{MAX}}=70^{\circ} \mathrm{C}$, and Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


NOTE: (1) See Timing Diagram.
TIMING DIAGRAM (Per ADC Channel)



## PIN DESCRIPTIONS

| NAME | PINS | I/O | TERMINAL DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\mathrm{DD}}$ | C6, C7, E6, F1, F2, F3, F5, F6, J6, N3, P3, P5, P6, P7, R6, V6, W6 | 1 | Analog Supply, (1.8V) |
| AGND | A3, A5, B5, B9, C1, C5, C9, E3, E7, F7, G1, G5, G6, H6, J1, J2, M2, N5, N6, P8, R1, R2, R3, R7, U1, U5, U10, V5, V10, W3, W7 | 1 | Analog Ground |
| AINA+ | U7 | 1 | Analog Input Channel A |
| AINA- | V7 | 1 | Complementary Analog Input Channel A |
| AINB+ | W4 | , | Analog Input Channel B |
| AINB- | V4 | 1 | Complementary Analog Input Channel B |
| AINC+ | T1 | 1 | Analog Input Channel C |
| AINC- | T2 | 1 | Complementary Analog Input Channel C |
| AIND+ | P2 | 1 | Analog Input Channel D |
| AIND- | P1 | 1 | Complementary Analog Input Channel D |
| AINE+ | G3 | 1 | Analog Input Channel E |
| AINE- | G2 | 1 | Complementary Analog Input Channel E |
| AINF+ | D1 | 1 | Analog Input Channel F |
| AINF- | D2 | 1 | Complementary Analog Input Channel F |
| AlNG+ | A4 | 1 | Analog Input Channel G |
| AING- | B4 | 1 | Complementary Analog Input Channel G |
| AlNH+ | B6 |  | Analog Input Channel H |
| AlNH- | A6 | 1 | Complementary Analog Input Channel H |
| CLK | W9 | 1 | Clock Input |
| REFT | K3, L1, J3 | I/O | Reference Top |
| REFB | K5, J5, L5 | I/O | Reference Bottom |
| CML | L2, L3 | 0 | Common-Mode Level Output |
| BG | K1 | I/O | Bandgap Decoupling (Decouple with $1 \mu \mathrm{~F}$ cap to AGND and $100 \mathrm{k} \Omega$ to $\mathrm{AV}_{\mathrm{DD}}$ ) |
| IREFR | K6 | 1 | Internal Reference Bias Current (Connect 6.19k $\Omega$ resistor from this pin AGND to set internal bias amplifier current.) |
| DNC | W5 | 1 | Do Not Connect |
| DNC | U6 | 1 | Do Not Connect |
| NC | E1, E2, E5, K2, L6, M1 | 1 | No Internal Connection |
| DCASEL | N2 | 1 | Duty Cycle Adjust |
| DV ${ }_{\text {DD }}$ | C2, C3, C4, D3, E8, F8, H3, H5, M3, M5, R8, T3, U3, U4, U8, V3, P13, R13 P17, L15, J14, F17, F12, E12 | 1 | Digital Supply (1.8V) |
| DGND | A2, A7, B1, B2, B3, B7, B13, C13, G15, H1, H2, H17, L17, M6, N1, N15, U2, U13, U14, V1, V2, V8, W2, W8 | 1 | Digital Ground |
| PDREF | V9 | 1 | Power-Down Ref: 0 = internal reference, 1 = external reference. In external reference mode connect REFT to BG pin. |
| $\overline{\text { STBY }}$ A | W10 | 1 | Power-Down Channel A |
| STBY B | P9 | 1 | Power-Down Channel B |
| STBY C | R9 | 1 | Power-Down Channel C |
| STBY D | U9 | 1 | Power-Down Channel D |
| STBY E | C8 | 1 | Power-Down Channel E |
| STBY F | B8 | 1 | Power-Down Channel F |
| STBY G | A8 | 1 | Power-Down Channel G |
| STBY H | A9 | 1 | Power-Down Channel H |
| $\overline{O E}$ | P10 | 1 | Enable all Digital Outputs, Ch A-H. $\overline{\mathrm{OE}}$ : $0=$ Outputs Enable. $\overline{\mathrm{OE}}: 1$ = Outputs disabled (3-State). |
| DRV ${ }_{\text {D }}$ | B17, C16, D17, E9, E10, E11, E17, F9, H14, H15, K17, L14, N14, P12, P14, P15 R10, R12, R14 | 1 | Driver Digital Supply (1.8V or 3.3V) |
| DRGND | E13, F10, F11, F13, F14, F15, G14, G17, M14, M15, M17, N17, U11, U12, U15, U16 | 1 | Driver Digital Ground |


| NAME | PINS | 1/0 | TERMINAL DESCRIPTION | NAME | PINS | I/O | TERMINAL DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0A | V14 | O | Bit 1, Channel A (LSB) | D0E | F18 | 0 | Bit 1, Channel E (LSB) |
| D1A | W14 | 0 | Bit 2, Channel A | D1E | F19 | O | Bit 2, Channel E |
| D2A | V13 | 0 | Bit 3, Channel A | D2E | G18 | 0 | Bit 3, Channel E |
| D3A | W13 | 0 | Bit 4, Channel A | D3E | G19 | O | Bit 4, Channel E |
| D4A | V12 | 0 | Bit 5, Channel A | D4E | H18 | 0 | Bit 5, Channel E |
| D5A | W12 | 0 | Bit 6, Channel A | D5E | H19 | 0 | Bit 6, Channel E |
| D6A | R11 | 0 | Bit 7, Channel A | D6E | J15 | 0 | Bit 7, Channel E |
| D7A | P11 | 0 | Bit 8, Channel A | D7E | J17 | 0 | Bit 8, Channel E |
| D8A | V11 | 0 | Bit 9, Channel A | D8E | J18 | O | Bit 9, Channel E |
| D9A | W11 | 0 | Bit 10, Channel A (MSB) | D9E | J19 | O | Bit 10, Channel E (MSB) |
| D0B | V19 | 0 | Bit 1, Channel B (LSB) | DOF | A18 | 0 | Bit 1, Channel F (LSB) |
| D1B | V18 | 0 | Bit 2, Channel B | D1F | B18 | O | Bit 2, Channel F |
| D2B | U17 | 0 | Bit 3, Channel B | D2F | C17 | O | Bit 3, Channel F |
| D3B | W18 | 0 | Bit 4, Channel B | D3F | B19 | 0 | Bit 4, Channel F |
| D4B | V17 | O | Bit 5, Channel B | D4F | C18 | 0 | Bit 5, Channel F |
| D5B | W17 | 0 | Bit 6, Channel B | D5F | C19 | 0 | Bit 6, Channel F |
| D6B | V16 | 0 | Bit 7, Channel B | D6F | D18 | O | Bit 7, Channel F |
| D7B | W16 | 0 | Bit 8, Channel B | D7F | D19 | O | Bit 8, Channel F |
| D8B | V15 | 0 | Bit 9, Channel B | D8F | E18 | O | Bit 9, Channel F |
| D9B | W15 | 0 | Bit 10, Channel B (MSB) | D9F | E19 | 0 | Bit 10, Channel F (MSB) |
| D0C | P19 | 0 | Bit 1, Channel C (LSB) | DOG | A14 | 0 | Bit 1, Channel G (LSB) |
| D1C | P18 | 0 | Bit 2, Channel C | D1G | B14 | 0 | Bit 2, Channel G |
| D2C | R19 | 0 | Bit 3, Channel C | D2G | C14 | 0 | Bit 3, Channel G |
| D3C | R18 | 0 | Bit 4, Channel C | D3G | A15 | O | Bit 4, Channel G |
| D4C | R17 | 0 | Bit 5, Channel C | D4G | B15 | O | Bit 5, Channel G |
| D5C | T19 | 0 | Bit 6, Channel C | D5G | E14 | 0 | Bit 6, Channel G |
| D6C | T18 | 0 | Bit 7, Channel C | D6G | C15 | O | Bit 7, Channel G |
| D7C | U19 | 0 | Bit 8, Channel C | D7G | A16 | 0 | Bit 8, Channel G |
| D8C | U18 | 0 | Bit 9, Channel C | D8G | B16 | 0 | Bit 9, Channel G |
| D9C | T17 | 0 | Bit 10, Channel C (MSB) | D9G | A17 | O | Bit 10, Channel G (MSB) |
| DOD | K14 | 0 | Bit 1, Channel D (LSB) | DOH | C10 | O | Bit 1, Channel H (LSB) |
| D1D | K15 | 0 | Bit 2, Channel D | D1H | B10 | 0 | Bit 2, Channel H |
| D2D | K18 | 0 | Bit 3, Channel D | D2H | A10 | 0 | Bit 3, Channel H |
| D3D | K19 | 0 | Bit 4, Channel D | D3H | C11 | 0 | Bit 4, Channel H |
| D4D | L18 | 0 | Bit 5, Channel D | D4H | B11 | 0 | Bit 5, Channel H |
| D5D | L19 | 0 | Bit 6, Channel D | D5H | A11 | 0 | Bit 6, Channel H |
| D6D | M19 | 0 | Bit 7, Channel D | D6H | A12 | 0 | Bit 7, Channel H |
| D7D | M18 | 0 | Bit 8, Channel D | D7H | B12 | 0 | Bit 8, Channel H |
| D8D | N19 | 0 | Bit 9, Channel D | D8H | C12 | 0 | Bit 9, Channel H |
| D9D | N18 | 0 | Bit 10, Channel D (MSB) | D9H | A13 | 0 | Bit 10, Channel H (MSB) |

## TYPICAL CHARACTERISTICS

$T_{A}=25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=1.8 \mathrm{~V}, D R V_{D D}=3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}$, Internal Reference, Clock $=40 \mathrm{MSPS}$, and Differential Input Range $=1 \mathrm{Vp}-\mathrm{p}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$T_{A}=25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=1.8 \mathrm{~V}, D R V_{D D}=3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}$, Internal Reference, Clock $=40 \mathrm{MSPS}$, and Differential Input Range $=1 \mathrm{Vp}-\mathrm{p}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

$T_{A}=25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=1.8 \mathrm{~V}, D R V_{D D}=3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}$, Internal Reference, Clock $=40 \mathrm{MSPS}$, and Differential Input Range $=1 \mathrm{Vp}-\mathrm{p}$, unless otherwise noted.






## APPLICATION INFORMATION

## CONVERTER OPERATION

The ADS5120 is an 8-channel, simultaneous sampling ADC. Its low power ( $100 \mathrm{~mW} /$ channel) and high sampling rate of 40MSPS is achieved using a state-of-the-art switched capacitor pipeline architecture built on an advanced low-voltage CMOS process. The ADS5120 primarily operates from a +1.8 V single supply. For additional interfacing flexibility, the digital I/O supply ( $\mathrm{DRV}_{\mathrm{DD}}$ ) can be set to either +1.8 V or +3.3 V . The ADC core of each channel consists of 10 pipeline stages. Each of the 10 stages produces one digital bit per stage. Both the rising and the falling clock edges are utilized to propagate the sample through the pipeline every half clock, for a total of five clock cycles. Two additional clock cycles are needed to pass the sample data through the digital error correction logic and the output latches. The total pipeline delay, or data latency, is therefore seven clock cycles long. Since a common clock controls the timing of all eight channels, the analog signal is sampled at the same time, as well as the data on the parallel ports which becomes updated simultaneously.

## ANALOG INPUTS

The analog input for each channel of the ADS5120 consists of a differential track-and-hold amplifier implemented using a switched capacitor technique, shown in Figure 1. This differential input topology along with closely matched capacitors produces a high level of AC performance up to high sampling rates.


Tracking Phase: $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{4}$ closed; $\mathrm{S}_{5}, \mathrm{~S}_{6}$ open. Hold Phase: $\quad S_{1}, S_{2}, S_{3}, S_{4}$ open; $S_{5}, S_{6}$ closed.

FIGURE 1. Simplified Circuit of Input Track-and-Hold.

## INPUT IMPEDANCE

Because of the switched capacitor input track-and-hold amplifier, the input impedance of the ADS5120 is effectively capacitive, and the driving source needs to provide sufficient slew current to charge and discharge the input sampling capacitor while the track-and-hold amplifier is in track mode. The input impedance of the ADS5120 is also a function of the sampling rate. As the sampling frequency increases, the input impedance decreases linearly at a rate of $1 / \mathrm{fs}$. For most applications, this does not represent a limitation since the impedance remains relatively high, for example, approximately $83 \mathrm{k} \Omega$ at the max sampling rate of 40MSPS. For applications using an op amp to drive the ADC, it is recommended that a series resistor, typically $10 \Omega$ to $50 \Omega$, be added between the amplifier's output and the converter inputs. This will isolate the converter's capacitive input from the driver and avoid potential gain peaking, or instability.

## INPUT BIASING

The ADS5120 operates from a single +1.8 V analog supply, and requires each of the analog inputs (AIN+, AIN-) to be externally biased by a suitable common-mode voltage. For example, with a common-mode voltage of +1 V , the $1 \mathrm{Vp}-\mathrm{p}$ full-scale, differential input signal will swing symmetrically around +1 V , or between 0.75 V and 1.25 V . This is determined by the two reference voltages, the top reference (REFT), and the bottom reference (REFB). Typically, the input commonmode level is related to the reference voltages and defined as $($ REFT + REFB $) / 2$. This reference mid-point is provided at the CML pin and can directly be used for input biasing purposes. The voltage at CML will assume the mid-point for either internal or external reference operation. In any case, it is recommended to bypass the CML pin with a ceramic $0.1 \mu \mathrm{~F}$ capacitor.

## DRIVING THE ANALOG INPUTS

## Differential versus Single-Ended

The analog input of the ADS5120 allows it to be driven either single-ended or differentially. Differential operation of the ADS5120 requires an input signal that consists of an inphase and a $180^{\circ}$ out-of-phase part simultaneously applied to the inputs (AIN+, AIN-). The differential operation offers a number of advantages, which in most applications will be instrumental in achieving the best dynamic performance of the ADS5120:

- The signal swing is half of that required for the singleended operation and is therefore less demanding to achieve while maintaining good linearity performance from the signal source.
- The reduced signal swing allows for more headroom of the interface circuitry and therefore a wider selection of the best suitable driver op amp.
- Even-order harmonics are minimized.
- Improves the noise immunity based on the converter's common-mode input rejection.

For the single-ended mode, the signal is applied to one of the inputs while the other input is biased with a DC voltage to the required common-mode level. Both inputs are identical in terms of their impedance and performance. Applying the signal to the complementary input (AIN-) instead of the AIN+ input, however, will invert the orientation of the input signal relative to the output code. This could be helpful, for example, if the input driver operates in inverting mode using input AIN- as the signal input will restore the phase of the signal to its original orientation.

## INPUT DRIVER CONFIGURATIONS

## Transformer-Coupled Interface

If the application requires a signal conversion from a singleended source to drive the ADS5120 differentially, a RFtransformer might be a good solution. The selected transformer must have a center tap in order to apply the commonmode DC voltage necessary to bias the converter inputs. ACgrounding the center tap will generate the differential signal swing across the secondary winding. Consider a step-up transformer to take advantage of signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to an improved distortion performance.

The differential input configuration may provide a noticeable advantage of achieving good SFDR performance over a wide range of input frequencies. In this mode, both inputs (AIN+ and AIN-) of the ADS5120 see matched impedances. Figure 2 shows the schematic for the suggested transformercoupled interface circuit. The component values of the R-C low-pass may be optimized depending on the desired roll-off frequency.

## Single-Ended, AC-Coupled Driver

The circuit of Figure 3 shows an example for driving the inputs of the ADS5120 in a single-ended configuration. The signal is AC-coupled between the driver amplifier and the converter input (AIN+). This allows for setting the required common-mode voltages for the ADC and op amp separately. The single-supply op amp is biased at mid-supply by two resistors connected at its noninverting input. Connecting each input to the CML pin provides the required commonmode voltage for the inputs of the ADS5120. Here, two resistors of equal value ensure that the inputs see closely matched source impedances. If the op amp features a disable function, it could be easily tied together with the power-down pin of the ADS5120 channel ( $\overline{\mathrm{STBY}}$ ). In the circuit example depicted in Figure 3, the OPA355's EN pin is


FIGURE 2. Converting a Single-Ended Input Signal into a Differential Signal Using a RF-Transformer.


FIGURE 3. Single-Ended, AC-Coupled Driver Configuration for Single Supply.
directly connected to the $\overline{\text { STBY }}$ pin to allow for a power-down mode of the entire circuit. Other, suitable op amps for singlesupply driver applications include the OPA634, OPA635, or OPA690, for example.

## DC-Coupled Interface with Differential Amplifier

Differential input/output amplifiers can simplify the driver circuit for applications requiring input DC-coupling. Flexible in their configurations, such amplifiers can be used for singleended to differential conversion, allow for signal amplification, and also filtering prior to the ADC. Figure 4 shows one possible circuit implementation using the THS4130 amplifier. Here, the amplifier operates with a gain of +1 . The commonmode voltage available at the CML pin can be conveniently connected to the amplifier's VOCM pin to set the required input bias for the ADS5120.

## REFERENCE OPERATION

For proper operation of the ADS5120 and its reference, an external $6.19 \mathrm{k} \Omega$ resistor must be connected from the

IREFR pin to analog ground, AGND (as shown in Figure 5). While a $1 \%$ resistor tolerance is adequate, deviating from this resistor value will cause altered and degraded performance.
To ensure proper operation with any reference configuration, it is necessary to provide solid bypassing at all reference pins in order to keep the clock feedthrough to a minimum. Figure 5 shows the recommended decoupling scheme. Good performance can be obtained using $0.1 \mu \mathrm{~F}$ low inductance ceramic capacitors. Adding tantalum capacitors ( $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ) may lead to a performance improvement, depending on the application. All bypassing capacitors should be located as close to their respective pins as possible.

## INTERNAL REFERENCE

The internal reference circuit of the ADS5120 consists of a bandgap voltage reference, the drivers for the top and bottom reference, and the resistive reference ladder. The corresponding reference pins are REFT, REFB, CML, IREFR, $B G$, and PDREF. In order to enable the internal reference,


FIGURE 4. DC-Coupled Interface Using Differential I/O Amplifier THS4130.


FIGURE 5. Internal Reference; Recommended Configuration and Bypassing.

SBAS247B
pin PDREF must be at a logic LOW $=0$ level. In addition, the bandgap pin $B G$ must have a $100 \mathrm{k} \Omega$ pull-up resistor to $A V_{D D}$, and should be decoupled with a $1 \mu \mathrm{~F}$ capacitor. The reference circuit provides the reference voltages to each of the eight channels.
The reference buffers can be utilized to supply up to 1 mA (sink and source) to an external circuitry. The common-mode level output pin, CML, represents the mid-point of the internal resistor ladder and is an unbuffered node. Loading of this pin should be avoided, as it will lead to degradation of the converter's linearity.

## USING EXTERNAL REFERENCES

For even more design flexibility, the internal reference can be disabled and an external reference voltage used. The utilization of an external reference may be considered for applications, requiring higher accuracy or improved temperature performance. Especially in multi-channel applications, the use of a common external reference has the benefit of
obtaining better matching of the full-scale range between converters.
Setting the ADS5120 for external reference mode requires taking the PDREF pin HIGH. In addition, pins BG and REFT must be connected together (as shown in Figure 6). The common-mode voltage at the CML pin will be maintained at approximately the mid-point of the applied reference voltages, according to $\mathrm{CML} \approx(\mathrm{VREFT}-\mathrm{VREFB}) / 2$. The internal buffer amplifiers for REFT and REFB are disabled when the ADS5120 operates in the external reference mode. The external reference circuit must be designed to drive the internal reference ladder ( $80 \Omega$ ) located between the REFT and REFB pins. For example, setting REFT $=+1.25 \mathrm{~V}$ and REFB $=+0.75 \mathrm{~V}$ will require a current drive capability of at least $0.5 \mathrm{~V} / 80 \Omega=6.25 \mathrm{~mA}$. The external references can vary as long as the value of the external top reference ( $\mathrm{REFT}_{\mathrm{EXT}}$ ) stays within the range of +1.15 V to +1.35 V , and the external bottom reference ( $\mathrm{REFB}_{\mathrm{EXT}}$ ) stays within +0.65 V to +0.85 V (as shown in Figure 7).


FIGURE 6. External Reference; Recommended Configuration and Bypassing.


FIGURE 7. Circuit Example of an External Reference Circuit Using Single-Supply, Low-Power, Dual Op Amp (OPA2234).

## DIGITAL INPUTS AND OUTPUTS Clock Input

The clock input is designed to operate with +1.8 V or +3.3 V CMOS logic levels. The clock circuitry is internally connected to the $\mathrm{DRV}_{D D}$ supply. Therefore, the input HIGH and LOW levels will vary depending on the applied DRV ${ }_{D D}$ supply, see 'Digital Characteristics'. Since both edges of the clock are used in this pipeline ADC, the ideal clock should be a squarewave logic signal with a $50 \%$ duty-cycle.
Since this condition cannot always easily be met, the ADS5120 features an internal clock conditioning circuitry that can be activated through the duty-cycle adjust pin (DCASEL).
The DCASEL pin is a logic input, with its logic levels related to the $\mathrm{DV}_{\mathrm{DD}}$ supply ( +1.8 V only):
a) DCASEL = LOW (GND); in this mode the clock conditioning circuitry is disabled. Use this setting if the applied clock signal is a square-wave clock with a duty cycle of $50 \%$; or if the duty cycle stays within a range of $48 \%$ to 52\%.
b) $\mathrm{DCASEL}=\mathrm{HIGH}\left(\mathrm{DV}_{\mathrm{DD}}\right)$; in this mode the clock conditioning circuitry is enabled. Use this setting if the applied external clock signal is a square-wave clock that does not meet the criteria listed above, but has a duty cycle in the range of $30 \%$ to $70 \%$.

## MINIMUM SAMPLING RATE

The pipeline architecture of the ADS5120 uses a switched capacitor technique for the internal track-and-hold stages. With each clock cycle, charges representing the captured signal level are moved within the ADC pipeline core. The high sampling rate necessitates the use of very small capacitor values. In order to hold the droop errors low, the capacitors require a minimum 'refresh rate'. To maintain full accuracy of the acquired sample charge, the sampling clock of the ADS5120 should not be lower than the specified minimum of 1MSPS.

## DATA OUTPUT FORMAT

The output data format of the ADS5120 is a positive Straight Offset Binary (SOB) code. Tables I and II show output coding of a single-ended and differential signal. For all data output channels, the MSBs are located at the D9x pins.

| SINGLE-ENDED INPUT <br> (AIN- = CML) | STRAIGHT OFFSET BINARY <br> (SOB) |
| :--- | :---: |
| +FS - 1LSB (AIN+ = CML + FSR/2) | 1111111111 |
| +1/2 FS | 1100000000 |
| Bipolar Zero (AIN + = CML) | 1000000000 |
| -1/2 FS | 0100000000 |
| -FS (AIN+ = CML - FSR/2) | 0000000000 |

TABLE I. Coding Table for Single-Ended Input Configuration with Input AIN- Tied to the Common-Mode Voltage (CML).

| DIFFERENTIAL INPUT | STRAIGHT OFFSET BINARY <br> (SOB) |
| :--- | :---: |
| +FS - 1LSB (AIN+ = REFT, AIN- = REFB) | 1111111111 |
| +1/2 FS | 1100000000 |
| Bipolar Zero (AIN+ = AIN- = CML) | 1000000000 |
| -1/2 FS | 0100000000 |
| -FS (AIN+ = REFB, AIN- = REFT) | 0000000000 |

TABLE II. Coding Table for Differential Input Configuration and 1Vp-p Full-Scale Range.

## DIGITAL OUTPUT LOADING

Minimizing the capacitive loading on the digital outputs is very important in achieving the best performance. The total load capacitance is typically made up of two sources: the next stage input capacitance and the parasitic/pc-board capacitance. It is recommended to keep the total capacitive loading on the data lines as low as possible ( $\leq 15 \mathrm{pF}$ ). Higher capacitive loading will cause larger dynamic currents as the digital outputs are changing states. High current surges may cause feedback into the analog portion of the ADS5120 and affect the performance. If necessary, external buffers or latches close to the converter's output pins may be used to minimize the capacitive loading. A suggested device is the SN74AVC16827 (20-bit buffer/driver), a member of the 'Advanced Very Low Voltage CMOS' logic family (AVC). Using such a logic device can also provide the added benefit of isolating the ADS5120 from any digital noise activities on the bus coupling back high-frequency noise. Some applications may also benefit from the use of series resistors $(\leq 100 \Omega)$ in the data lines. This will provide a current limit and reduce any existing over- or undershoot.

## OUTPUT ENABLE

The ADS5120 provides one output enable pin ( $\overline{\mathrm{OE}}$ ) that controls the digital outputs of all channels simultaneously. A LOW $(\mathrm{L}=0)$ level on the $\overline{\mathrm{OE}}$ pin will have all channels active and the converter in normal operation. Taking the $\overline{\mathrm{OE}}$ pin HIGH ( $\mathrm{H}=1$ ) will disable or tri-state the outputs of all channels. Note that the $\overline{\mathrm{OE}}$ pin has no internal pull-up resistor and therefore requires a defined potential to be applied. The timing relations between $\overline{\mathrm{OE}}$ and the output bus enable/disable times are shown in the Timing Diagram.

## POWER-DOWN (STANDBY)

The ADS5120 is equipped with a power-down function for each of the eight channels. Labeled as STBY pins, the normal operational mode is when this pin is connected to logic high $(H=1)$. The selected ADC channel will be in a power-down mode if the corresponding STBY pin is connected to logic LOW $(L=0)$. The logic levels for the STBY pins are dependent on the $D R V_{D D}$ supply. The power-down function controls internal biasing nodes, and as a consequence, any data present in the pipeline of the converter will become invalid. This is independent of whether the clock remains applied during power-down, or not. Following a
power-up, new, valid data will become available after a minimum of seven clock cycles. As a note, the operation of the $\overline{\text { STBY }}$ pins is not intended for the use of dynamically multiplexing between the eight channels of the ADS5120.

## DIGITAL OUTPUT DRIVER SUPPLY, DRV ${ }_{\text {DD }}$

The ADS5120 uses a dedicated supply connection for the output logic drivers, $D R V_{D D}$, along with its digital driver ground connections, labeled DRGND.
Setting the voltage at $\mathrm{DRV}_{D D}$ to either +3.3 V or +1.8 V the output logic levels are set accordingly, allowing the ADS5120 to directly interface to a selected logic family. The output stages are designed to supply sufficient current to drive a variety of logic families. However, it is recommended to use the ADS5120 with a +1.8 V driver supply. This will lower the power dissipation in the output stages due to the lower output swing and reduce current glitches on the supply lines, which otherwise may affect the AC performance of the converter. In some applications it might be advantageous to decouple the $D R V_{D D}$ supply with additional capacitors or a pi-filter.

## GROUNDING AND DECOUPLING

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for highfrequency designs. Multilayer pc-boards are recommended for best performance since they offer distinct advantages like minimizing ground impedance, separation of signal layers by ground layers, etc. The ADS5120 should be treated as an analog component. Whenever possible, the supply pins should be powered by the analog supply. This will ensure the most consistent results, since digital supply lines often carry
high levels of noise which otherwise would be coupled into the converter and degrade the achievable performance. The ground pins should directly connect to an analog ground plane covering the pc-board area under the converter. While designing the layout it is important to keep the analog signal traces separated from any digital line to prevent noise coupling onto the analog signal path. Due to its high sampling rate, the ADS5120 generates high-frequency current transients and noise (clock feedthrough) that are fed back into the supply and reference lines. This requires that all supply and reference pins are sufficiently bypassed. In most cases $0.1 \mu \mathrm{~F}$ ceramic chip capacitors at each pin are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore they should be located as close to the supply pins as possible. In addition, a larger bipolar capacitor ( $1 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F}$ ) should be placed on the pc-board in proximity of the converter circuit.

## LAYOUT OF THE PCB WITH A MICROSTAR BGA PACKAGE

The ADS5120 is housed in a polymide film-based chipscale package (CSP). Like most CSPs, solder alloy balls are used as the interconnect between the package substrate and the board on which the package is soldered. For detailed information regarding these packages, please refer to literature number SSYZ015B, MicroStar BGA Packaging Reference Guide, which addresses the specific considerations required when integrating a MicroStar BGA package into the PCB design. This document can be found at:
http://www-s.ti.com/sc/psheets/ssyz015b/ssyz015b.pdf

## TERMINOLOGY

## ANALOG BANDWIDTH

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB .

## APERTURE DELAY

The delay between the $50 \%$ point of the rising edge of the Clock and the instant at which the analog input is sampled.

## APERTURE UNCERTAINTY (JITTER)

The sample-to-sample variation in aperture delay.

## EFFECTIVE NUMBER OF BITS (ENOB)

The ENOB is calculated from the measured SINAD based on the equation:

$$
\mathrm{ENOB}=\left(\frac{\mathrm{SINAD}-1.76 \mathrm{~dB}}{6.02}\right)
$$

## GAIN ERROR

Gain Error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

## GAIN MATCHING

Variation in Gain Error between adjacent channels.

## HARMONIC DISTORTION, SECOND

The ratio of the rms signal amplitude to the rms value of the 2nd-harmonic component, reported in dBc .

## HARMONIC DISTORTION, THIRD

The ratio of the rms signal amplitude to the rms value of the 3rd-harmonic component, reported in dBc.

## INTERMODULATION DISTORTION (IMD)

The 2-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) Intermodulation products. The individual input tone levels are at -6.5 dB fullscale, and their envelope is at -0.5 dB full-scale.

## OFFSET ERROR (ZERO-SCALE ERROR)

The first transition should occur for an analog value 1/2 LSB above negative full-scale. Offset error is defined as the deviation of the actual transition from that point.

## OFFSET MATCHING

The change in offset error between adjacent channels.

## POWER-SUPPLY REJECTION RATIO (PSRR)

The ratio of a change in input offset voltage to a change in power-supply voltage.

## SIGNAL-TO-NOISE AND DISTORTION (SINAD)

The ratio of the rms signal amplitude (set 0.5 dB below fullscale) to the rms value of the sum all other spectral components, including harmonics but excluding DC.

## SIGNAL-TO-NOISE RATIO (WITHOUT HARMONICS)

The ratio of the rms signal amplitude (set 0.5 dB below fullscale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and DC.

## SPURIOUS-FREE DYNAMIC RANGE (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. May be reported in dBc (i.e., degrades as signal level is lowered), or dBFS (always related back to converter full-scale).


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. MicroStar BGA ${ }^{\text {TM }}$ configuration

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

