512 Bit Electrically Alterable Read Only Memory

FEATURES

- 64 word x 8 bit organization
- 6 bit binary addressing
- +5, -28V power supplies
- Word Alterable
- 10 year data storage for ER2055 (at +70°C)
- 1 year data storage for ER2055 IR (at +85°C) and ER2055 HR (at +125°C)
- TTL compatible with pull-up resistors on inputs
- Tri-state outputs
- Read Time: 2µs (ER2055), 4µs (ER2055 IR and ER2055 HR)
- Write/Erase Time: 50ms (ER2055), 100ms (ER2055 HR)
- No voltage switching required
- 2 chip selects
- Two extended temperature ranges:
 - -40°C to +85°C (Industrial) Part # ER2055 IR
 - -55°C to +125°C (Hi-Rel) Part # ER2055 HR

DESCRIPTION

The ER2055 is a fully decoded 64 x 8 electrically erasable and reprogrammable ROM. Write, erase, and read voltages are switched internally via a 2-bit code applied to C1 and C2.

Data is stored by applying negative writing pulses that selectively tunnel charge into the oxide-nitride interface of the gate insulator of the 512 MNOS memory transistors. When the writing voltage is removed the charge trapped at the interface is manifested as a negative shift in the threshold voltage of the selected memory transistors.

OPERATION

Data is stored in a two transistor memory cell. After the cell is preconditioned by an erase signal (which causes a positive shift in the threshold of both transistors), data is written into one of the transistors making its threshold more negative. A sensing flip flop is used to read the memory cell and presents a logic high or low to the output depending on which transistor is "written".

The ER2055 EAROM may be operated with V_{SS} between +5 and +10 volts for either TTL or CMOS compatibility. The negative power supply, V_{GG} , should be adjusted so that the difference between V_{SS} and V_{GG} is always 33 volts.

It is important to note two things: first, that an erase is required before a write to precondition the cell, and second, that after an erase, both transistors will have the same threshold voltage and valid data will not be present at the output.


PIN CONFIGURATION 22 LEAD DUAL IN LINE Top View 22 D D2 D, d2 21 0 D. | 3 20 00 ь. d 19 V_{GI} (GND) 18 CS₂ D4 [] Vss (+5V) 17 CS. A۵ **4**7 16 □ C₂ 15 C₁ 14 Vaa (-28V) A, 08 A, 09 A₂ | 10 A₁ | 11 13 CLK 12 A Ao **BLOCK DIAGRAM** CONTROL LOGIC D1 I/O DATA CONTROL CLOCK D2 MATRIX - CLOCK BUFFER 64 x 8 03 D4 AND D5 D6 DECODER

The ER2055 EAROM uses dynamic edge triggered circuits internally. This requires either a mode change, a clock or a transition of the chip selects between successive operations. Thus successive operations in the same mode must be separated by transition of one of these four lines. Clock pulses are not normally required during erase or write operations, but are needed for successive operations if the chip select is held high, i.e., applications where one EAROM is used.

In using the read clock to refresh the outputs during a read operation a minimal frequency is recommended to insure that the read cycle lifetime between writes (N_{RA}) is kept to a maximum. The ER2055 IR and ER2055 HR are screened to Mil Std. 883B/method 5004.1/level B, pre-cap visual inspection, environmental testing, burn-in and external visual. They are available in 28 lead ceramic dual in line packages.

PIN FUNCTIONS

A ₀ -A ₅	6-Bit Word Address							
D ₀ -D ₇	Data input and output pins							
CS1, CS2	Chip Selects Chip selected at logic "1" on CS1 and logic "0" on CS2. When chip is not selected, outputs are open circuit, read; write and erase are disabled. Power is reduced.							
C1, C2	Mode Control Inputs							
	C1 C2 0 1 Erase Mode: stored data is erased at addressed location. 1 0 Read Mode: addressed data read after clock pulse. Output data retained at output pins until next read operation. 0 Write Mode: input data written at addressed location. Clock not required.							
CLK	Clock Input. Pulse to logic "1" for read operation. Data will remain valid for 20 to 60 seconds; the outputs will then become open circuit until another clock pulse is received.							
V _{ss}	Substrate supply. Normally at +5 volts.							
V _{GI}	Ground Input.							
V' _{GG}	Power Supply Input. Normally at -28 volts.							



INSTRUMENT

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

 All inputs and outputs (with respect to Vss)
 -35V to +0.3V

 Storage temperature
 -65°C to +150°C

 Soldering temperature of leads (10 seconds)
 +300°C

*Exceeding these ratings could cause permanent damage. Functional operation of these devices at these conditions is not implied—operating ranges are specified below.

Standard Conditions (for TTL Compatibility)

 $V_{SS} = +5V_{\pm}5\frac{\%}{2}$ $V_{GG} = -28V_{\pm}5\%$ $V_{GI} = GND$

Operating Temperature $T_A = 0$ °C to +70°C for ER2055

 $T_A = -40^{\circ} \text{C}$ to $+85^{\circ} \text{C}$ for ER2055 IR $T_A = -55^{\circ} \text{C}$ to $+125^{\circ} \text{C}$ for ER2055 HR

Output Load = 100pF, 1 TTL load

Characteristics		Sym Min. Typ,** Max.			ER2055 IR/ER2055 HR			L	
		Min.	Typ.** Max.		Min.	Тур.**	Max.	Units	Conditions
DC CHARACTERISTICS									
Input Logic "1"	VIH	V ₈₈ -1.5	l —	Vss +0.3	Vss -1.5		Vss +0.3	v	
Input Logic "0"		Vss -15		0.8	Vss -10		0.6	v	•
Output Logic "1"		Vss -1.5		_	Vss -1.5		_	v	$I_{OH} = 100 \mu A$
Output Logic "0"		_	l –	0.6	_	_	0.6	v	IoL = 1.6mA for Vas = 5V
Input Leakage		_	2	10	_	2	10	μA	$V_{IN} = V_{SS} - 15$
Output Leakage		_	2	10		2	10	μA	Chip deselected
Power Supply Current						l		·	·
Read	Igg	l _	8	10		8	13	mA	Iss approx. Igg
Write	Igg	_	6	7		6	9	mA	Iss approx. Igg
Erase	Lag	l _	4	6		4	8	mΑ	Iss approx. Igg
Deselected	Igg	_	3	4	_	3	6	mA	Iss approx. Igg
AC CHARACTERISTICS				İ		ļ			
Access Time	tacc	_		2.0	_	_	4.0	μs	
Clock Pulse width	tew	2.0	_	20.0	2.0	_	20.0	μs	
Erase Cycle Time		50	_	200.0	100	_	200.0	ms	
Write Cycle Time		50	_	200.0	100		200.0	ms	
Read Cycle Time	te	5.0	· -	24.0	6.0		25.0	μs	'
Address to Clock Time		50	-	_	50	_	_	ns	
Data Set Up Time	tos	50	_	-	50	_	1 -	ns	
Data Hold Time	tон	50	-	l –	50	l –	_	ns	
Control to Address & Data Change	tc	0_	l –	l –	0.	l —	1 –	ns	
Number of Reads/Word Refresh	NRA	10 ¹¹	 -	_	1011	I —	_	Ī	
Number of Erase/Write Cycles	Nw	10 ⁶	-	-	10 ⁵	-	-	_	
Input Capacitance, all pins	Cio	-	6	10	_	6	10	pF	
Unpowered Data Storage Time	ts	10	_	-	1	l —	_	Years	at max. temperature
Power Dissipation Read Cycle	P₀	-	450	500	-	450	500	mW	at 25°C Vss = +5, Vgg = -2
	Po		applica		_	l –	500	mW	at 125°C Vss = +5, Vsc = -
Pc		not applicable			-	-	600	mW	at -55° C $V_{SS} = +5$, $V_{GG} = -$
Pulse Rise, fall time	tas tr	10	-	100	10	-	100	ns	

^{**}Typical values are at +25°C and nominal voltages.