

Dual P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY




V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-20	0.048 @ $V_{GS} = -4.5$ V	-6.3
	0.068 @ $V_{GS} = -2.5$ V	-5.3
	0.090 @ $V_{GS} = -1.8$ V	-4.6

FEATURES

- TrenchFET® Power MOSFETS: 1.8-V Rated
- ESD Protected: 4500 V
- Ultra-Low Thermal Resistance, PowerPAK™ Package with Low 1.07-mm Profile

APPLICATIONS

- Bidirectional Switch



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V_{DS}	−20		V
Gate-Source Voltage		V_{GS}	± 12		
Continuous Drain Current ($T_J = 150^{\circ}\text{C}$) ^a	$T_A = 25^{\circ}\text{C}$	I_D	−6.3	−4.3	A
	$T_A = 85^{\circ}\text{C}$		−4.5	−3.1	
Pulsed Drain Current		I_{DM}	−20		
continuous Source Current (Diode Conduction) ^a		I_S	−2.3	−1.1	
Maximum Power Dissipation ^a	$T_A = 25^{\circ}\text{C}$	P_D	2.8	1.3	W
	$T_A = 85^{\circ}\text{C}$		1.5	0.7	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	−55 to 150		$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	$t \leq 10$ sec	R_{thJA}	35	44	$^\circ\text{C/W}$
	Steady State		75	94	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	4	5	

Notes



a. Surface Mounted on 1" x 1" FR4 Board.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)






Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -800\ \mu\text{A}$	-0.45			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\ \text{V}, V_{GS} = \pm 4.5\ \text{V}$			± 1.5	nA
		$V_{DS} = 0\ \text{V}, V_{GS} = \pm 12\ \text{V}$			± 10	mA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16\ \text{V}, V_{GS} = 0\ \text{V}$			-1	μA
		$V_{DS} = -16\ \text{V}, V_{GS} = 0\ \text{V}, T_J = 85^\circ\text{C}$			-5	μA
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \leq -5\ \text{V}, V_{GS} = -4.5\ \text{V}$	-20			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -4.5\ \text{V}, I_D = -6.3\ \text{A}$		0.041	0.048	Ω
		$V_{GS} = -2.5\ \text{V}, I_D = -5.3\ \text{A}$		0.057	0.068	
		$V_{GS} = -1.8\ \text{V}, I_D = -1\ \text{A}$		0.072	0.090	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15\ \text{V}, I_D = -6.3\ \text{A}$		14		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -2.3\ \text{A}, V_{GS} = 0\ \text{V}$		-0.8	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -10\ \text{V}, V_{GS} = -4.5\ \text{V}, I_D = -6.3\ \text{A}$		12	18	nC
Gate-Source Charge	Q_{gs}			2.5		
Gate-Drain Charge	Q_{gd}			2.9		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10\ \text{V}, R_L = 10\ \Omega$ $I_D \cong -1\ \text{A}, V_{GEN} = -4.5\ \text{V}, R_G = 6\ \Omega$		2.5	4	μs
Rise Time	t_r			4	6	
Turn-Off Delay Time	$t_{d(off)}$			15	23	
Fall Time	t_f			12	18	

Notes

- a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

