

DESCRIPTION

The 73M2921 is a CMOS integrated circuit which provides all the modem "Data Pump" functions required to implement a V.22bis data modem. It consists of a DSP (Digital Signal Processor) core with RAM and ROM data memory, ROM instruction memory, and register mapped input/output functions including timers, interrupts, $\Sigma\Delta$ ADC and DAC ports and Serial Data I/O.

Once the 73M2921 has been initialized, all call progress and modem handshaking is automatic. The default conditions may be changed as required for country specific or custom applications.

The 73M2921 provides DTMF tone generation and detection, precise call progress detect and ADSI functions such as CAS tone detection.

Other features include a parallel interface control port between the host processor and the 73M2921. A synchronous serial data channel provides synchronizing clocks RXCLK and TXCLK from the modem pump to the controller.

The 73M2921 contains an oscillator and power control features.

The host controller function can be implemented with a 73M2910 communications micro controller or another commercial microcontroller (such as the 68302). The 73M2921 has been optimized to work with the 73M2910 synchronous serial port.

Advanced Information

February 1999

FEATURES

- Automatic handshaking for all data modes
- Data Speeds:

V.22bis - 2400 b/s V.22, Bell 212 - 1200 b/s V.21, Bell 103 - 300 b/s V.23 1200 b/s - 75 b/s Bell 202 1200 b/s

- Facsimile Speeds:
 V.29 9600, 7200 b/s
 V.27ter 4800, 2400 b/s
 V.21 ch 2 300 b/s
- V.8bis applications
- Designed for 3.3 and 5-Volt systems.
- Low operating power.
- Speaker monitor output
- Provides 2 tone generators for single tone or DTMF generation
- Provides DTMF tone detection
- Provides 4 precise and 1 imprecise call progress filters and corresponding detect bits with programmable thresholds and frequencies
- Provides CAS tone detection for ADSI and CLASS® feature support
- Supports parallel (8 bit) control, and synchronous serial data I/O
- 73M2921 provides a microcontroller interrupt
- Packaging: The 73M2921 is available in a QFP production package. A PGA package is available for prototyping




FIGURE 1 - Block Diagram

PIN DESCRIPTION

POWER

NAME	PIN	TYPE	DESCRIPTION
VPD	3, 23, 51, 82	I	DIGITAL POWER: Positive Digital Power.
VND	4, 20, 52, 74	I	DIGITAL POWER: Negative Digital Power.
VPA	29, 36	I	ANALOG POWER: Positive Analog Power.
VNA	27, 37	I	ANALOG POWER: Negative Analog Power.
VREF	32	0	VREF: Analog voltage reference for biasing of off chip analog function. Maximum output current is +/- 20µA.
VBG	33	0	BANDGAP VOLTAGE: Bandgap voltage pin used as a connection point for an external capacitor for noise reduction only.

CLOCKS AND RESETS

NAME	PIN	TYPE	DESCRIPTION
XTALI	22	I	CRYSTAL INPUT: Onboard crystal oscillator input, or the master clock input to the 73M2921 if the crystal oscillator is not used.
XTALO	21	I	CRYSTAL OUTPUT: Onboard crystal oscillator output should be left unconnected if the crystal oscillator on the 73M2921 is not used. Along with XTALI and proper loading capacitors, these pins include an inverter for use with parallel resonant mode crystals.
MICCLK	19	0	MICROCONTROLLER CLOCK: Programmable clock output for use when the system oscillator is on the 73M2921. May be used to drive the system controller. The output frequency is controlled by CR0 bits D11-D9 (MCLK [2:0]).
RESET	40	I	MASTER CHIP RESET: Active High Input with hysteresis. Resets the 73M2921 and the control registers. If not used as a reset source, this pin must be tied low.

PIN DESCRIPTION (continued)

POWER CONTROL

NAME	PIN	TYPE	DESCRIPTION
DTIO	26	I	DATA TERMINAL INTERRUPT 0: Active Low Input with hysteresis. Power up signal. The action of this pin can be masked by the PSDIS[1] register bit. This pin would connect to EIA-232 connection DTR in many applications. Requires a $50K\Omega$ external pull up.
RING	24	I	RING DETECT: Active Low Input with hysteresis. Power up signal. The action of this pin can be masked by the PSDIS[0] register bit. This pin would connect to the ring detect circuitry or the control microcontroller in many applications. Requires a 50 K Ω external pull up.
WAKE	39	0	WAKE: Active Low Output. Indicates that a power up pin ($\overline{\text{RING}}$ or $\overline{\text{DTI0}}$) has been activated when the 73M2921 is in slave mode. The latched signal remains true until a reset of the wake function by a write to CR0 LSByte, or a chip reset. Requires a 50K Ω external pull up.

MICROCONTROLLER INTERFACE

NAME	PIN	TYPE	DESCRIPTION						
CS	15	I	CHIP SELECT: Active Low Input. Enables data transfers on the μP parallel interface. Requires a 50K $\!\Omega$ external pull up.						
RD	17	I	READ: Active Low Input. Read enable signals for the mailbox/control egister interface.						
WR	16	Ι	WRITE: Active Low Input. Write enable signals for the mailbox/control register interface.						
UA[0:1]	13-14	Ι	ADDRESS: Address bits that are used by the μ P to communicate with the 73M2921 mailbox and CR0.						
UD [0:7]	5-12	I/O	DATA: Parallel data bus for the mailbox/CR0 interface.						
UINT	18	Ο	INTERRUPT: μ C interrupt Active Low Output. Used as an interrupt to the microcontroller indicating that the 73M2921 needs data or has a request for the μ C. It is activated when the 73M2921 writes to the mailbox and cleared when the μ C reads the mailbox LSByte. Requires a 50K Ω external pull up.						

PIN DESCRIPTION (continued)

SERIAL DATA INTERFACE

NAME	PIN	TYPE	DESCRIPTION
RXCLK	45	0	RECEIVE CLOCK: Receive clock for the serial data interface. Data is transferred from the 73M2921 on the rising edge of the clocks.
TXCLK	42	0	TRANSMIT CLOCK: Transmit clock for the serial data interface. Data is transferred to the 73M2921 on the rising edge of the clocks.
RXD	44	0	RECEIVE DATA: Receive Digital Data.
TXD	41	I	TRANSMIT DATA: Transmit Digital Data.

AUXILIARY FUNCTIONS

NAME	PIN	TYPE	DESCRIPTION
MON	38	0	MONITOR: Speaker driver. PCM output under software control. See app note concerning the use of this pin.
PEXT	50	Ι	EXTERNAL PROGRAM ENABLE: This pin must be tied low for normal operation.

ANALOG I/O

NAME	PIN	TYPE	DESCRIPTION
INPA, INNA	34, 35	Ι	ANALOG INPUT: Differential analog input to a high resolution ADC.
OUTPA, OUTNA	31, 30	0	ANALOG OUTPUT: Differential analog output from a high resolution DAC.

HARDWARE REQUIREMENTS

The 73M2921 chip is designed for a single +3.3 or 5 Volt supply and for minimum power consumption (~100mW @ 3.3V). It supports power down (idle) mode via microcontroller software control. It will also accept a request for power down from the DTE via hardware control. The device operates from internal ROM/RAM, but may be configured for external ROM operation and external RAM access (for custom applications) using either the prototype or the production packages.

LINE/HYBRID INTERFACE

The 73M2921 chip provides a differential analog input and output. This interface will drive a standard Data Access Arrangement (DAA). The system controller provides additional control such as hook, phone and auxiliary relay, parallel pickup and in-use detect, and ring detect.

The Internal DAC provides a differential output signal with a maximum output swing of 1.2Vpp, capable of driving a 50K Ω load. One output can be used alone for a single ended output (with possible performance degradation).

The internal ADC has a differential input maximum of 1.2Vpp, and provides a biasing resistor to Vref for AC coupling. One input can be driven while leaving the other floating for a single ended input (with possible performance degradation). The signal passes through a passive anti-aliasing filter.

POWER CONTROL

The power control circuit determines the state of the 73M2921 when powered down, and the means for waking up the chip. The function is related to the chip and DSP reset functions and is controlled by various input pins and register bits. The chip pins are RING, DTI0, and RESET. The CR0 register bits that control power circuit function are RSTCHIP, RSTDSPB, ENOSC, ENDSPCK, ENMCLK, and PSDIS (1:0).

POWER CONTROL CIRCUIT FUNCTION

Power consumption can be reduced by turning off or slowing down specific circuit functions in register CR0.

- EN DSP=0: stops DSP clock.
- EN MCLK=0: turns off *u*C clock. MCLK=000: state gives lowest μC clock frequency.
- EN OSC=0: turns off oscillator and analog bias currents.
- DSPCK=000: state gives lowest DSP clock frequency.

The 73M2921 has a power-down mode. Access to this mode is described below.

Power Down Mode: To achieve power down first set RSTDSP to 0 in CR0 (bit 0). Second, set ENDSPCK, ENMCLK, and ENOSC to 0 in CR0 (bits 12, 8, and 7 respectively). Writing a one to ENDSPCK, ENMCLK, and ENOSC will bring the 73M2921 back to its previous power mode.

Powering up: Toggling the RESET pin, $\overline{DT10}$, or \overline{RING} will power the 73M2921 up to Normal mode. Similar results can be achieved by writing to the reset pin in CR0 (00b, bit 3).

The following is a functionality chart for the power control circuitry. It shows all inputs and describes the effect on various 73M2921 functions.

INPUT	AFFECTED SIGNAL OR FUNCTION
PIN	
RING	These are the two pins used to bring the chip out of a power
(Pin 24)	down state. Their function can be masked by the PSDIS bits
DTIO	in register CR0.
(Pin 26)	
CR0 bits	
ENDSPCK (CR0 D12)	Either of these bits in CR0 set to ONE inhibits the generation of a pulse that
ENOSC (CR0 D7)	will reset the DSP.
PSDIS1 (CR0 D2)	Masks DTI0 input when set.
PSDIS0 (CR0 D1)	Masks RING when set.

Table 4 - Power Control Functions

POWER CONTROL TIMING

DESCRIPTION	MIN	TYP	MAX	UNIT
Powerup input to active state	250			μs
Powerup input to inactive state	50			μs

Table 5 - Power Control Timing

DCE-DTE INTERFACE

The 73M2921 is designed to interface with a synchronous port such as that found on the TDK 73M2910. It also provides a parallel control interface. This parallel interface appears as an 8 bit memory mapped peripheral to the host controller.

SERIAL DATA INTERFACE

The serial data interface is a four pin bi-directional port. It consists of the TXD and RXD data paths (LSBit shifted in and out first, respectively), the TXCLK and RXCLK serial clock outputs associated with the data pins.

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNIT
TXDS	DATA to TXCLK		Tbd		ns
TXDH	TXCLK to Data Hold		Tbd		ns
TRD	RXCLK to RXD Delay		Tbd		ns

 Table 3 - Serial Data Interface Timing




FIGURE 7 - Serial Data Interface Timing Diagram

MICROCONTROLLER TO 73M2921 PARALLEL INTERFACE

The interface between the microcontroller (μ C) and the 73M2921 is accomplished through the 2 bit address UA[1:0] and 8 bit data bus UD[7:0], $\overline{\text{RD}}$, $\overline{\text{WR}}$, and $\overline{\text{CS}}$. The 73M2921 chip provides an interrupt output to the μ C (UINT). The 73M2921 and the μ C communicate through two 16 bit registers, CR0 and the Mailbox; all μ C accesses are 8 bit transfers. All reading and writing functions to and from the 73M2921 internal registers as well

as to internal RAM are performed through these four bytes of memory (see Table 1).

There are 5 separate types of register access possible through the microcontroller interface. These are:

- 1. Access to CR0.
- 2. Configuration register access (CR1, CR2), via the Mailbox.
- 3. Access to the 8-bit General register set via the Mailbox.
- 4. Unsolicited Response status, via the Mailbox.
- 5. Memory Block Transfer, via the Mailbox (Not described in this document, please refer to application note "Using the Mailbox on the 73M2921").

The host controller initiates all communications over the data bus by sending a command to either read or write to a location. CR0 is a special case in that it is accessed directly by way of the address bits and does not generate a response from the 73M2921. All other registers are accessed indirectly by way of a "mailbox" register and will generate a response from the 73M2921.

UA [1:0]	ADDRESS	DESTINATION/SOURCE	
0 0	0	Direct hardware control of CR0 (MSB)	Write Only
0 1	1	Direct hardware control of CR0 (LSB)	Write Only
10	2	Mailbox function – Control Byte/High Byte	Read/Write
11	3	Mailbox function – Data Byte/Low Byte	Read/Write

Table 1 – Interface Register Address

(1) CONTROL REGISTER CR0 DESCRIPTION

Control Register 0 (CR0) is a 16 bit register that defines functions of general importance to the modem system. CR0 can be written to directly from the microcontroller interface, and is read/write accessible by the internal DSP. Control of a number of DSP functions is accomplished by writing two 8 bit bytes to this 16 bit wide register. UA Address 00b accesses bits D15 through D8 and address 01b is for bits D7 through D0. Writing to these locations directly access CR0. Writing to the CR0 Register sets an internal bit notifying the internal DSP firmware that the host microcontroller has issued a command. Access to CR0 does not return a response to the host controller.

Table 2 shows the state of CR0 after various reset conditions. Note that a reset from the register bit D3 (Reset Chip) does not alter the power-up source mask bit D2 and D1 and they remain unchanged from the previous state (U = unchanged).

CONDITION	D1 5	D1 4	D1 3	D1 2	D1 1	D1 0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Reset from Reset Pin	1	1	1	1	1	1	1	0	1	0	1	1	0	0	0	1
Reset from CR0 bit D3	1	1	1	1	1	1	1	0	1	0	1	1	0	U	U	1

Table 2 - CR0 State After Reset

State of CR0 after reset from the reset pin and CR0 Reset bit (U = unchanged from previous state)

REGISTER		: CRO)		ADDR	ESS: UA	\00, 01	h	(V	/RITE	ONLY)			
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
DSPCK	(2:0)	EN DSPCK	MC	LK (2:0))	EN MCLK	EN OSC	MA	INCK (2:0)	RESET		DIS :0)	RSTDSP
BIT NO.	N	AME	CC	NDIT	ION	DES	CRIPT	ION						
D0	RSTD	SP		1		Set to a logic 1 by the RESET pin, the RESET CHIP bit, by powering up the chip. To enable the DSP, the RSTDS bit must be high. Causes a RESET interrupt to be continuously held for t						RSTDSP		
						0x00	000.				ll remain a			
D1, D2	Power Source Disable	Э				RIN A lo	G.	on	PSDIS		ower up so asks DTI)TI0 and al 1 on
D3	Reset	Chip				state pin,	e. The except	function that the theorem is the theorem is the second sec	on of t his bit	his bit does	12921 putt is similar t NOT chan LE bits. S	to that ge the	of the settir	RESET
D4, D5, D6	Main T Clock	īmer Divisor	D6 0	D5 1	D4 1	valu		shown	sł	nould		the ti used	mer. wit	
D7	Enable Oscilla			1 0							(Must be ops all chip		,	
D8	Enable proces Clock	e Micro- ssor		1		MCL osci MIC	₋K=0), t llator (E CLK en	he EN N OS(abled	N MCL C) beir	.K bit ⊔ ng disa	n when sta must be tu abled. not using N	urned	off prie	
D9, D10, D11		ontroller Divisor	D11 1		D9 1	Con of th used	trols the	e frequator fr ator fr he 18	uency requer .432 c	of the ncy. Do scillat	MICCLK efault valu or frequer	output es sho	as a wn sl	nould be
D12	Enable Clock	DSP		1 0		Set up tl DSF	by the I ne chip.	RESE [®]	T pin, ed. (Mu	the RI	SET CHI		or by p	oowering
D13, D14, D15	DSP C	Clock	D15 1	D14 1	D13 1	osci		quenc	y. Def	ault va	k frequenc lues showr iency.			

For a clean DSPCK transition when stopping the DSP (RSTDSP=0), the RSTDSP bit must be set low prior to the oscillator (ENOSC) being disabled.

For a clean DSPCK transition when starting the DSP (RSTDSP=1), the RSTDSP bit must be set high after the oscillator (ENOSC) is enabled. This happens automatically after reset or power up.

MCLK	Divisor	MICCLK Output
[2:0]		
0 0 0	12	1.536
001	6	3.072
0 1 0	3	6.144
0 1 1	1.5	12.288
100	8	2.304
101	4	4.608
1 1 0	2	9.216
1 1 1	1	18.432

Table 4 - µP clock (MHz) vs. Divisor

USING THE MAILBOX REGISTER¹

The mailbox function uses the same data interface as when accessing CR0 but has a different physical addresses (UA1:0 = 10b, 11b). The Mailbox is configured as two 8-bit bytes which are separated into a Control byte at address 10b and the Data byte at address 11b.

The $\overline{\text{UINT}}$ interrupt is closely coupled to the use of the Mailbox. An interrupt from $\overline{\text{UINT}}$ (DSP to microcontroller interrupt) indicates that the host controller should read the mailbox. This interrupt can be the result of the host accessing the Mailbox or an "unsolicited interrupt" indicating there has been a change in one of the status registers. The μ C reads the MSB first, then the LSB. Reading the LSB sets $\overline{\text{UINT}}$ high and clears the 73M2921 internal mail full flag bit, allowing the 73M2921 to write new data to the mailbox. Mailbox data is not explicitly formatted. The microcontroller and 73M2921 firmware define the control exchange format.

(2) CONFIGURATION REGISTER ACCESS (CRA)

The configuration registers, CR1 and CR2 control some of the basic operating conditions. Some of the bits in these registers are for factory use only and should only be set to zero. Others, as noted, must be set to one for normal operation. Descriptions of CR1 and CR2 follow the programming section.

For Configuration Register Access, the Mailbox Control byte must be set up as follows:

Mailbox Control Byte for Configuration Register Access

D7	D6	D5	D4	D3	D2	D1	D0
RES	WT/BT	R/W					
0	1	1/0	1	0	0	0	1

Res = Reserved for DSP use.

• WT/BT = Word Transfer/Byte Transfer. Should be 1 (word transfer) for CRA.

R/W = Read/Write. Read = 1, Write = 0

For Configuration Register Access, the Mailbox Data byte specifies CR1 or CR2 as follows:

Mailbox Data Byte for CR1 Access

¹ Reading and writing through the Mailbox Register should be limited to once per millisecond while in idle mode and once per ten milliseconds otherwise.

D7	D6	D5	D4	D3	D2	D1	D0				
1	0	1	1	0	0	0	0				
Mailbox Data Byte for CR2 Access											
D7	D6	D5	D4	D3	D2	D1	D0				
1	1	0	1	0	0	0	0				

Reading and writing to the Configuration registers is a four step process for the host processor.

- (1) The host processor writes to the Mailbox Control byte:
 - (a) When writing data to the configuration registers the control byte 051h should be written to UA address 10b.
 - (b) When reading data from the configuration registers the control byte 071h should be written to UA address 10b.
- (2) The Host writes to the Mailbox Data byte (at UA address 11b, write either B0h to access CR1 or D0h to access CR2). Order is important as the writing of the Data byte triggers an internal interrupt in the DSP indicating that new mail is present. The 73M2921 will respond through the mailbox. The contents of the response are not important to the host.
- (3) The host reads/writes the high byte of CR1/CR2 at UA address 10b.
- (4) The host reads/writes the low byte of CR1/CR2 at UA address 11b.

UA1:0	10 11	XX	10	11	XX
WR -					
RD					
UD[0-7] -	MS Byte LS Byte	DSP Use	MS Byte	LS Byte	
UINT					

FIGURE 2: Interface Bus Activity for Configuration Register Access




FIGURE 3: Write Command and Response

An example of a Configuration Register write cycle is shown in figures 2 and 3. Figure 2 shows the activity on the interface register data pins and UINT. First there are two command bytes sent by the host processor. The 73M2921 responds (the contents of this response are not important to the host). Then the host writes the high and low byte of the Configuration register to the 73M2921.

An example of the Control and Data bytes for a CRA write is shown in Figure 3. In this example we will write 90 00h to Configuration register one (CR1). This turns on the digital portion of the 73M2921.

The Control byte shows D6 set to indicate that a word size transfer will take place. D5 is zero to indicate a write will occur. D4 is set to specify Configuration Register Access. D0 of the Control byte is always 1h for Configuration Register Access. The data byte shows D7 and D5 set to indicate that CR1 is to be accessed. D4 is always set for configuration register access. D3:0 are always zero for configuration register access.

The response from the 73M2921 will not be defined.

The word size transfer of CR1 data is also shown in figure 3. The MS byte is 90h. This enables the digital portion of the 73M2921. The LS byte is 0h. Refer to the configuration register description on pages 10 and 11 for further information.

REGISTER NAME:

CR1 Configuration Register 1

ADDRESS: 05H (101b)

CR1 controls Diagnostic modes, data wait, 5V power supply detect, speaker volume, ADC/DAC sampling rate, slave sync, digital loopback, digital interface loopback, enable digital interface, and enable timer. It also has bits that are reserved for test modes.

D15	D14	. [D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
EN TIMER	TEST 3	ТТ	EST 2	EN DIGI	TDK	TDK	0	0	SLAVE SYNC	16 KHZ	SPKR (1:0		0	5V DETECT	DATA WAIT	DIAG MODE
BIT NO).	Ν	IAME		COND	TION	I	DESCI	RIPTION							
D0		Ν	ignos Node st Mo		Alway	/s 0	DIAGNOSTIC MODE: Must be zero.									
D1			ta Wa st Mo		Alway	/s 0		Must b	e zero.							
D2			Dete output				1	5V ran		te, this	s signa			to the 73N only wher		
D3			0				I	Not Us	ed.							
D4,D5		Sp Volui	beake me (1	er :0) ²	1 1 0 0	1 0 1 0		High V Mediur Low Vo Speake	n Volume	e						
D6		1	6KHz	2	1		-	The Al	DC/DAC	samplii	ng rates	s are	16.0ł	〈 Hz		
					0		1-	The AD	DC/DAC	sampli	ng rates	s are	14.4	KHZ (Defa	ult)	
D7		(mo	ve Sy dem t	test	1				ase erro f RXC ar					time betwe C	en the	rising
		n	node)		0				ase erro f EXC ar					time betwe C	en the i	rising
D8,D9			0					Not Us	ed							
D10		-	TDK		Alway	/s 0	-	TDK pi	oprietary	/.						
D11			TDK		Alway	/s 0	-	TDK pi	oprietary	/.						
D12			ole Die terfac		1									TXCLK, F		
					0			RXD p		en to a	1, TXD	is di	sable	n a weak p d at the in		
D13		Т	est 2		0			Must b	e zero.							
D14		Т	est 3		0			Must b	e zero.							
D15		Enat	ole Ti	mer	1									or transmi GI is true).		ceive

² Volume PCM output on pin 38, MON, under software control. See application note concerning the use of this pin.

REGISTER NAME: CR2 Configuration Register 2

ADDRESS: 06H (110b)

CR2 controls analog port enable, analog loopback, ADC receive gain, VREF voltage, charge pump, and wide transmit bandwidth. It also has bits that are reserved for test modes.

D15	D14	D13	D12	D11	D1	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
WIDE TX BW	N/A	VREF	N/A	TDK	EN ANAL								0			
BIT NO		NAME		CONDITIC	N	DES	SCRIP	ΓΙΟΝ								
D0 – D7	,	N/A		0		Not	Used.									
D8		Test 4		0		Mus	st be ze	ero.								
D9		Test 5		0		Mus	st be ze	ero.								
D10		Enable Analog		1		NOT	E: Whe	turned on the ar	nalog	port is	enable	d and t				
				0		band	dgap ge	turned onerator. Interator	The	setting	of the	ENOS	C regis	ter bit	to the	
D11		TDK				TD	<propri< td=""><td>ietary.</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></propri<>	ietary.								
D12		N/A		0		Not	used.									
D13		VREF				Sele	ects the	e voltag	e refe	erence	e volta	ge				
				Set to 0		1.25V DSP detectors require this setting on this version.										
D14		N/A		1		Not used.										
D15		ide Tran		1		Sets	s the tra	ansmit	filter t	o pas	s 10Kł	Ηz				
		Bandwid	th	0		Sets the transmit filter to pass 3KHz (default)										

(3) GENERAL REGISTER ACCESS (GRA)

For General Register Access (GRA), the mailbox the Control byte from the host controller is broken down into bit segments as follows:

General Register Access Control Byte: Microcontroller to 73M2921

		-		•			
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Res	WT/BT	R/W		Regi	stor Addross B	ite	
0	0	1/0		Kegi	ster Address D	113	

Res = Reserved

 WT/\overline{BT} = Word Transfer/Byte Transfer. Should be 0 (byte transfer) for GRA.

 $R/\overline{W} = Read / Write. 1 = Read, 0 = Write$

Register Address Bits = 5 bit address for the register being accessed. See General Register descriptions in the following section.

(Register address 00000b is reserved CR0 location)

Reading and writing to the General Registers via the Mailbox is a four step process for the μ C.

- (1) The μ C writes a Control byte (UA1:0 = 10b) to the mailbox with the R/W bit in the appropriate state for a read or a write.
- (2) Then the μC writes a Data byte (UA1:0 = 11b). The Data byte contains the data to be written or null (00h) if a read is performed. Order is important as the Data byte triggers an internal interrupt in the 73M2921 firmware indicating new mail present. The 73M2921 then:
 - (a) reads the mailbox
 - (b) writes back to the mailbox register the Control Byte.
 - (c) writes a response code (if $R/\overline{W} = 0$) or data (if $R/\overline{W} = 1$) to the Data Byte. The response code will be 00h for OK and 01h for ERROR
 - (d) Lowers $\overline{\text{UINT}}$ to interrupt the μ C indicating that data is in the Mailbox from the 73M2921.

The response from the 73M2921 can either be polled by the host controller or interrupt-driven. In the interruptdriven response, an interrupt is issued by the 73M2921 from UINT when the response data is available, at which time the microcontroller reads two bytes (Control, Data) from the 73M2921. Reading valid Data clears the UINT interrupt for the next command. All reads and writes to the General registers will get an immediate response. In a polled mode of operation, if data is not ready, the Control and Data byte will both be zero. When the Control byte is non-zero, data is available.

- (3) The μ C reads the Control byte (UA1:0 = 10b).
- (4) The μ C reads the Data byte (UA1:0 = 11b). The data is the response code if the μ C had requested a write, or the contents of the General Register in the Control address field if the μ C had requested a read. This clears the UINT to a high state. The ERROR indicator byte should never be received when communications between the μ C and the 73M2921 are working properly.

The Control byte returned by the 73M2921 is broken down into bit segments as follows:

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
UR	WT/BT	R/W	Register Address Bits						
1/0	0	1/0	-	Regis	alei Auuress E	5	-		

Control byte 73M2921 to Microcontroller

UR = Unsolicited Response. Set if data is not response to last command. WT/ \overline{BT} = Word Transfer/Byte Transfer. Should be 0 (byte transfer) for GRA. R/ \overline{W} = Read = 1, Write = 0.

Register Address shadows last operation.




FIGURE 4 – Interface Bus Data Activity




FIGURE 5 – Write Command and Response

An example of a write cycle is shown in Figure 4 and 5. Figure 4 shows the activity on the interface data pins and $\overline{\text{UINT}}$. First there are two command bytes sent by the host controller, then an interrupt is generated in $\overline{\text{UINT}}$ telling the host to read the response data, then the controller reads back the response from the 73M2921. The $\overline{\text{UINT}}$ interrupt is reset when the LS byte is read.

An example of the Control and Data register data in a write command process is shown in Figure 5. In this example we will write data to the Handshake Register telling it to perform a V.22bis handshake. The Control byte shows bit 5 low indicating a write process and the lower 5 address bits are set to address 00001b, the Handshake register. The Data byte contains the new contents for the Handshake register, in this case 04h, indicating a V.22 handshake will be performed. The 73M2921 processes this command and generates an interrupt on UINT. The host then reads the data from the Control register, which echoes the command sent and the Data register which contain all zeros, or a successful operation. UINT is cleared when the Data byte is read.

UNSOLICITED RESPONSE

A $\overline{\text{UINT}}$ (low) interrupt can be the result of the μ C doing a General register access (GRA, previously described), or an Unsolicited Response indicating there has been a change in one of the status registers. An Unsolicited Response is defined as any response or information sent from the 73M2921 to the mailbox, which was the result of an unsolicited interrupt from the internal DSP. The general register set $\overline{\text{UINT}}$ interrupt service routine must always check bit 7 of the Control byte to determine whether the interrupt was the result of a GRA in progress or an Unsolicited Response from the General register set status registers. An Unsolicited Response must always be serviced first, then the GRA in progress can be resumed. The data received from the 73M2921 is broken into Control and Data fields. Address 10b is the Control byte and Address 11b is the Data byte.

As an example, the user can enable each individual bit in each Detect Register to create an interrupt every time a detect bit has changed state. Once a detect bit is enabled, any change in state for that bit will trigger an Unsolicited Interrupt which sets bit 7 of the control byte to a one and the address bits of the Control byte to the address of the register which contains the bit that changed state. The Data byte will contain the contents of that register. Reading the mailbox clears the interrupt from the 73M2921 and allows further interrupts to occur.

The Control byte is broken down into bit segments as follows:

BIT	7 BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
U	R WT/BT	R/W	-	Genera	I Register Add	lress	

UR = Unsolicited Response. Set if data is not response to last command.

 WT/\overline{BT} = Word Transfer/Byte Transfer. Will always be zero (byte transfer) during Unsolicited Interrupt.

R/W = Read/Write. Shadows last command. (Don't care).

The General Register Address holds detect register address which triggered the interrupt.

In the example shown in Figure 6, the UR bit 7 will be set informing the microcontroller that this is an unsolicited response. The WT/BT bit is clear as this is a byte transfer. The address bits hold the address of Detect Register 1 (09h), which generated the interrupt. The Data byte contains the Detect register information. In this case an S1 signal is being received.




FIGURE 6 – Unsolicited Interrupt Example

2921 GENERAL REGISTER SET SUMMARY

NAME	R/W	FIVE BIT ADDRESS (HEX)	COMMENT
Data Mode Handshake	R/W	01h	Selects automatic handshake to be performed
Connection Detect	R	02h	Read Only, indicates successful handshake in Data mode
DTMF Dial	R/W	03h	Sets DTMF digit and twist for transmission
DTMF Detect	R	04h	Read only, indicates DTMF digit received
Data Mode Control	R/W	05h	Selects answer/originate and retrain modes allowed
Test Control	R/W	06h	Selects test patterns, test mode handshaking, scrambler/descrambler operation.
Version	R	07h	Read only, revision level of the 73M2921
Detect 1 Enable	R/W	08h	Enables interrupts on changes of state from Detect Reg. 1 status bits.
Detect Register 1	R	09h	Read only, indicates status of detectors used during handshaking for various modes.
Detect 2 Enable	R/W	0Ah	Enables interrupts on changes of state from Detect Reg. 2 status bits.
Detect Register 2	R	0Bh	Read only, indicates status of detectors used during handshaking for various modes.
Transmit Control	R/W	0Ch	Selects data format or FSK, carrier transmission in DATA mode or DTMF transmit enable in CALL PROGRESS mode.
General Control	R/W	0Dh	Controls transmit power level, idle mode power consumption, receive gain boost, clock out enable
Fax Handshake	R/W	0Eh	Controls Fax speed and transmit or receive mode
Reserved	Х	0Fh	Reserved
Mode Control	R/W	010h	Controls Call Progress, Data or Idle Mode selection. Also controls method of initialization and modification of default settings. Affects operation of all registers.
MSE0	R	011h	Read only, Least Significant Byte of the DSP error signal. Indication of signal quality.
MSE1	R	012h	Read only, Most Significant Byte of the DSP error signal. Indication of signal quality.
CPTX	R/W	014h	Controls Call Progress transmit functions.
PCPD Detect Enable	R/W	018h	Enables interrupts on changes of state from PCPD detect bits.
PCPD Detect	R	019h	Read only, indicates detection of precise call progress tones.

Note: Reserved bits should never be programmed to a 1 state.

HANDSHAN		ADDITEO	0. 0111 (01u, 0						
BIT D7	BIT D6	BIT D5	BIT I	D4	04 BIT D3 BIT D2 BIT D1 BIT					
V.23	V.21	Bell 103	Bell 2	212	V.22	V.22bis	Bell 202	Res.		
BIT NO.	NAME	COND	ITION	DES	SCRIPTION					
D0	Reserved	1 1		Res	erved for future	e use.				
D1	Bell 202	1		Insti	ructs the mode	m to attempt a	Bell 202 hand	shake		
D2	V.22bis	1		Insti	ructs the mode	m to attempt a	V.22bis hands	shake		
D3	V.22	1		Insti	ructs the mode	m to attempt a	V.22 handsha	ke		
D4	Bell 212	1		Insti	ructs the mode	m to attempt a	Bell 212 hand	shake		
D5	Bell 103	1		Insti	ructs the mode	m to attempt a	Bell 103 hand	shake		
D6	V.21	1		Instructs the modem to attempt a V.21 handshake						
D7	V.23	1		Insti	ructs the mode	m to attempt a	V.23 handsha	ke		

HANDSHAKE REGISTER ADDRESS: 01H (01d, 00001b) MODE: DATA

Note: The Handshake register defines the handshake methods allowed during the connection phase of a communication session. Only one bit can be set at a given time except for automatic V.22bis fallback to V.22 or Bell 212A which requires both BIT D2 and BIT D3 to be set. The master transmit enable, TXEN, BIT D7 of the TRANSMIT CONTROL REGISTER (0CH) must be set for the handshake transmit functions to operate.

CONNECTION DETECT REGISTER (READ ONLY) ADDRESS: 02h (02d, 00010b) MODE: DATA, FAX

BIT D7		BIT D6		BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0		
V.23 (da	ata)	V.21 (data)	Bell 103	Bell 212	V.22 (data)	V.22bis	Bell 202	Res.		
V.29 (fa	ax)	V.21 CH	l2 (fax)			V.27ter (fax)					
BIT NO.	N	AME	CON	DITION	DESCRIPT	ION					
D0	Res	served			Reserved f	or future use.					
D1	Be	ll 202			Informs pro	cessor Bell 202	was detect	ed.			
D2	V.2	22bis			Informs pro	cessor of a succ	cessful V.22	bis connect	on.		
D3	V	/.22	Data	Mode	Informs pro	cessor of a succ	essful V.22	connection.			
	V.:	27ter	Fax N	Node	Informs processor of a successful V.27ter connection.						
D4	Be	ll 212			Informs processor of a successful Bell 212A connection.						
D5	Be	ll 103			Informs pro	cessor of a succ	cessful Bell	103 connect	ion.		
D6	V	/.21	Data	Mode	Informs pro	cessor of a succ	cessful V.21	connection			
	V.2 ⁻	1 CH2	Fax N	Node	Informs processor of a successful V.21 CH2 connection.						
D7	V	/.23	Data	Mode	Informs processor of a successful V.23 connection.						
	V	/.29	Fax N	Node	Informs processor of a successful V.29 connection.						

Note: All bits are zero until a successful connection has been established (carrier detect valid, data mode active). Then the appropriate bit will be set. This register is shared between fax and data modes. Only bits D3, D6, and D7 are valid when in fax mode.

DTMF DIAL I	REGIST	A	ADDF	RESS	S: 03	3h (0	3d, 00011b)	MODE: CALL	PROGRESS	5	
BIT D7	BIT D6	5	BIT D5		BIT	D4		BIT D3	BIT D2	BIT D1	BIT D0
RES	TWIST	2	TWIST1		TWI	ST0		DTMF3	DTMF2	DTMF1	DTMF0
BIT NO.		NAM	ИE	C	OND	ITIC	N	DESCRIPTIC	DN		
D3, D2, D1, D	00	DTN	/IF 3-0								
		C	Digit	D3	D2	D1	D0				
			1	0	0	0	1	Transmits 69	7 Hz & 1209 H	Ηz	
			2	0	0	1	0	Transmits 69	7 Hz & 1336 H	Ηz	
			3	0	0	1	1	Transmits 69	7 Hz & 1477 H	Ηz	
			4	0	1	0	0	Transmits 77	0 Hz & 1209 H	Ηz	
			5	0	1	0	1	Transmits 77	0 Hz & 1336 H	Ηz	
			6	0	1	1	0	Transmits 77	0 Hz & 1477 F	Ηz	
			7	0	1	1	1	Transmits 85	2 Hz & 1209 H	Ηz	
			8	1	0	0	0	Transmits 85	2 Hz & 1336 H	Ηz	
			9	1	0	0	1	Transmits 85	2 Hz & 1477 F	Ηz	
	0			1	0	1	0	Transmits 94	1 Hz & 1336 F	Ηz	
			*	1	0	1	1	Transmits 94	1 Hz & 1209 F	Ηz	
			#	1	1	0	0	Transmits 94	1 Hz & 1477 F	Ηz	
			А	1	1	0	1	Transmits 69	7 Hz & 1633 H	Ηz	
			В	1	1	1	0	Transmits 77	0 Hz & 1633 H	Ηz	
			С	1	1	1	1	Transmits 85	2 Hz & 1633 H	Ηz	
			D	0	0	0	0	Transmits 94	1 Hz & 1633 H	Ηz	
		Twis	st 2-0	D6	D	5	D4	Relative L	evel		
				0	C)	0	0 dB (Same I			
				0	C)	1	1 dB Low ton	e below the hi	igh tone	
				0	1		0	2 dB Low ton	e below the hi	igh tone (Defa	ult)
				0	1		1	3 dB Low ton	e below the hi	igh tone	
				1	C		0		e below the hi	-	
				1	C)	1		e below the hi	-	
				1	1		0	6 dB Low ton	e below the hi	igh tone	
				1	1		1	7 dB Low ton	e below the hi	igh tone	
D7		Res	erved					Reserved for	future use.		

The TXDT BIT 3 of the TRANSMIT CONTROL REGISTER (0Ch) must be set for DTMF tone transmission. TXDT is gated on and off during the transmission of tones when dialing DTMF digits.

DTMF DETEC	DTMF DETECT REGISTER				ESS:	04h ((04d, 00	0100b)	MODE: CALL PROGRESS				
BIT D7	Bľ	T D6	BIT D)5	BIT	D4	В	BIT D3	BIT D	2	BIT D1	BIT D0	
Det. Valid	R	ES.	RES		RE	S.	D	TDET	DTDE	Т	DTDET	DTDET	
								3	2		1	0	
BIT NO.		NA	ME	(COND	ITION		DIGI	r des	CRI	PTION		
D3, D2, D1, D0)		MF										
		Dete	ct 3-0	D3	D2	D1	D0						
				0	0	0	1	1	Deteo	cts 69	97 Hz & 1209 Hz		
				0	0	1	0	2	Deteo	cts 69	97 Hz & 1336 Hz		
				0	0	1	1	3	Deteo	cts 69	97 Hz & 1477 Hz		
				0	1	0	0	4	Deteo	cts 7	70 Hz & 1209 Hz		
				0	1	0	1	5	Deteo	cts 7	70 Hz & 1336 Hz		
				0	1	1	0	6	Deteo	cts 7	70 Hz & 1477 Hz		
				0	1	1	1	7	Deteo	cts 8	52 Hz & 1209 Hz		
				1	0	0	0	8	Deteo	cts 8	52 Hz & 1336 Hz		
				1	0	0	1	9	Deteo	cts 8	52 Hz & 1477 Hz		
				1	0	1	0	0	Deteo	cts 94	41 Hz & 1336 Hz		
				1	0	1	1	*	Deteo	cts 94	41 Hz & 1209 Hz		
				1	1	0	0	#	Deteo	cts 94	41 Hz & 1477 Hz		
				1	1	0	1	Α	Deteo	cts 69	97 Hz & 1633 Hz		
				1	1	1	0	В	Deteo	cts 7	70 Hz & 1633 Hz		
				1	1	1	1	С	Deteo	cts 8	52 Hz & 1633 Hz		
				0	0	0	0	D	Deteo	cts 94	41 Hz & 1633 Hz		
D4, D5, D6		Rese	erved					Reser	served for future use				
D7		Va	lid	1				Indicates a valid DTMF detection					
	DTMF Detect			0				Indica	ates no det	ect f	or polled applic	cations	

DATA MODE		EGISTER	ADDRESS: 05h (05d, 00101b) MODE: DATA							
BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0			
RESERVED	ANS	GTEN	GTONE	RESERVED	RESERVED	RESERVED	RT FORCE			
BIT NO.	NAME	CON	DITION	DESCRIPTIO	N					
D0	Retrain Force		1	Forces a retra	in request. Cle	eared by 73M2	921.			
D1	Reserved			Reserved						
D2	Reserved			Reserved						
D3	Reserved			Reserved						
D4	Guard		1	Sets the guard	tone to 550 H	z				
	Tone		0	Sets the guard	tone to 1800	Hz				
D5	Guard Tone Enable		1	Enables the guard tones						
D6	Answer/ Originate (Main Channel		1	Sets the modem to be in Answer mode. When Modulation is set for V.23, the 73M2921 transmits in main channel @ 1200 b/s and Receives in back channel @ 75 bps. When Modulation is set for Bell 202, the 73M2921 transmits @ 1200 bps.						
	Selection)		0	Sets the modem into Originate mode. When Modulation is set for V.23, the 73M2921 receives in main channel @ 1200 bps and Transmits in back channel @ 75 bps. When Modulation is set for Bell 202, the 73M2921 receives at 1200 bps.						
D7	Reserved			Reserved for future use						

TEST CONTR		GISTE	R	ADDRE	SS: 0	6h (0	6d, 0011	110b) MODE: DATA*				
BIT D7	BIT	D6	BIT D5	BIT	D4		BIT D3	BIT D2	BIT D1	BIT D0		
ALB	RDL	В	DSD1	SC	D1		SDP3	SDP2	SDP1	SDP0		
BIT NO	-		NAME	(CONE	DITIO	N	DESCRIPTIC	DESCRIPTION			
D3, D2, D1, D	00	S	end Data Pattern	D3 0	D2 0	D1 0	D0 0	Send Data				
				0	0	0	1	Send Marks				
				0	0	1	0	Send Space	Detterne (NIet.)			
				0	0 1	1 0	1 0	-	Pattern (Not valid	tor FSK)		
	0 1 0 0 Send S1 (Not valid fo 0 1 0 1 Send S0 (Not valid fo					-						
				0	1	1	0	Reserved	valiu iui FSR)			
				0	1	1	1	Reserved				
				1	x	x	x	Reserved				
D4		S	Scrambler			1		Disables the	scrambler			
			Disable					(V.22bis, V.22, Bell212)				
D5		De	escrambler	1				Disables the Descrambler				
			Disable					(V.22bis, V.22, Bell212)				
D6	D6 Remote Digital Loopback					1		Remote Digit	Instructs the modem to perform a Remote Digital Loopback connection (V.22bis, V.22, Bell212)			
D7 Analog Loopback						1		Analog Loopl	modem to perf back connectic 2, Bell212, Bel	n		

VERSION REGISTER (READ ONLY)

ADDRESS: 07h (07d, 00111b)

MODE: ALL MODES

0	1 0	1	1	0	0	0

This register contains 8 bit firmware version number.

* Changes can be made to this register during DATA MODE. Changes will be activated immediately.

DETECT 1 E	NABLE REGI	STER	ADDRESS:	08h (08d, 0100	0b)	MODE: SEE DET REG 1			
BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0		
CAS	S1	RES	EGY	HIP	CAR	RDLBD	RES		

This is the enable register for Detect 1. Setting bits TO 1 in this register enables the unsolicited interrupt feature. These bits have a 1 to 1 correspondence with Detect Register 1. The default value is "0". See Detect Register 1.

DETECT REGISTER 1 (READ ONLY)

ADDRESS: 09h (09d, 01001b)

MODE: SEE BELOW

BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0		
CAS	S1	RES	EGY	HIP	CAR	RDLBD	RES		
BIT NO.	NAME	CON	DITION	DESCRIPTION					
D0	Reserved			Reserved.					
D1	RDLBD	Valid in [Data Mode	RDLB Detect					
D2	Carrier Detec	t Valid in [Data Mode	This bit will be set when conditions for V.24 circuit 104 are met by the modulation mode being used (Modem in data mode).					
D3	Handshake ii progress	n Valid in [Data Mode	This bit will be This bit is cle handshake has entered DATA aborted and the	eared by the been succes mode, or wh	73M2921 wi sful and the 7 en a handsha	hen either a 73M2921 has ke has been		
D4	Energy Deteo		all Progress ode	This bit will be set if receive level is above a predetermined threshold.					
D5	Reserved			Reserved.					
D6	S1 Detect	Valid in [Data Mode	This bit will be set if S1 (Unscrambled 1100 @ 1200b/s is detected. This bit is also used to detect a Retrain request if connected V.22bis or V.22 and S1 is detected.					
D7	CAS Tone Detect	Valid in	All Modes	This bit will be set if the CAS tone (2130Hz + 2750 Hz) is detected.					

DETECT 2 E	NABLE REGIS	STER AD	DRESS: 0Ah (010d, 01010b)	MODE: SEE DET REG 2			
BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0	
2250Hz	V21	2225Hz	2100Hz	1100Hz	1300Hz	RES.	CPD1	

This is the enable register for Detect 2. Setting bits in this register enables the unsolicited interrupt feature. These bits have a 1 to 1 correspondence with Detect Register 2. A "1" in each bit location would enable the detect register bit of the same name. The default value is "0". See Detect Register 2.

DETECT REGISTER 2 (READ ONLY) ADDRESS: 0Bh (011d, 01011b)

MODE: SEE BELOW

BIT D7	BIT D6	BIT	D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0			
2250Hz	V21	2225	5Hz	2100Hz	1100Hz	1300Hz	RES.	CPD1			
BIT NO.	NAM	E	С	ONDITION	DESCRIPT	ION					
D0	Call Prog Filter			/alid in Call ogress Mode	Imprecise of the 350-60	call progress do 0 Hz band.	etector, energy	detected in			
D1	Reserv	red			Reserved for future use.						
D2	1300 Hz E	Detect	Pro	/alid in Call ogress Mode nswer Only		This bit will be set if 1300 Hz Data Modem Calling Tone is detected.					
D3	1100 Hz [Detect	Pro	/alid in Call ogress Mode nswer Only	This bit will Tone is det	be set if 1100 tected.	Hz Fax Moder	n Calling			
D4	2100 Hz [Detect	Pro	/alid in Call ogress Modes riginate Only	This bit will detected.	be set if 2100	Hz Answer To	ne is			
D5	2225 Hz [Detect	Pro	/alid in Call gress Modes iginate Only	This will be set if 2225 Hz Answer Tone is detected						
D6	V21 De (High Ba		Pro	/alid in Call ogress Modes riginate Only	This bit will be set if V.21 channel 2 tone is detected.						
D7	2250 Hz [Detect	Pro	/alid in Call gress Modes riginate Only	This bit will be set if the 2250Hz component of S0 (unscrambled mark) is detected.						

TRANSMIT C	ONT		GISTER	A	DDF	RESS: 0	Ch (012d, 0110	0b)	MODE:	SEE BELOW
BIT D7	BIT	D6	BIT D5		BIT	D4	BIT D3	BIT D2	BIT D1	BIT D0
TXEN	Res	S.	Res.		Res	5.	TXDT	MOD2	MOD1	MOD0
		NAN	/IE	CO	NDI	ΓΙΟΝ	DESCRIPTION	1		
D0, D1,D2	2	Modula		D	2 D1	D0	Valid in Data M	lodes		
		Тур	e	0	0	0	Internal Sync			
				0	0	1	Reserved			
				0	1	0	Slave Sync			
				0	1	1	Reserved			
				1	0	0	Reserved			
				1	0	1	Reserved			
				1	1	0	Reserved			
				1	1	1	FSK			
D3		Transmit Ton				Call Mode	Transmits tone	set in DTMF	Dial Register.	
D4,D5,D6		Reser	ved				Reserved for fu	uture use.		
D7		Mas Trans Enal	smit	Val	id in Mod	Data e		he DSP ign		t be set prior to ges after Data

GENERAL CO	GENERAL CONTROL REGISTER						0Dh (013d, 0110	MODE: ALL MODES		
BIT D7	BIT D6	BIT	D5		Bľ	T D4	BIT D3	BIT D2	BIT D1	BIT D0
Res.	Res.	Re	es.	R	ESI	ERVEI	D TXAT3	TXAT2	TXAT1	TXAT0
BIT NO.	NAM	E	CC	DND	οιτια	ON	DESCRIPTION			
D0, D1,D2, D3	Transr Attenua		D3 0 0 0 0 0 0 1 1 1 1 1 1 1	D2 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0	D1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	D0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Allows for 16 lev + 7 dB + 6 dB + 5 dB + 4 dB + 3 dB + 2 dB + 1 dB Nominal - 1 dB - 2 dB - 3 dB - 4 dB - 5 dB - 6 dB - 7 dB	vels in all trans	mit modes	
D4	Reserv	vod	1	0	0	0	- 8 dB Reserved			
D4 D5	Reserv						Reserved			
D6	Reserv						Reserved			
D7	Reserv				-		Reserved for fu	ture use		

FAX HANDSHAKE REGISTER ADDRESS: E			ESS: E	E0h (014d, 01110b) MODE: FAX			DDE: FAX					
BIT D7	BIT D	6	BIT D5 BIT D4		T D4	BIT D3	BIT D2	BIT D1	BIT D0			
T/R	Res.		Res.			R	es.	FM3	FM2	FM1	FM0	
BIT NO.		NAME	E	CO	CONDITION			DESCRIPTION	١			
D0, D1,D2, D3	B Fax	Fax Connect D3 D2 D1 D0 Defines Modulation for transmit or receive										
		Mode	•	0 0 0 0 V.21 channel 2 connection								
				0	0	0	0 1 V.27ter 2400 b/s connection					
				0	0	1	0	V.27ter 4800 b/s connection				
				0	0	1	1	V.29 7200 b/s connection				
				0	1	0	0	V.29 9600 b/s connection				
				1	х	х	х	Reserved for future use				
D4,D5,D6	R	eserve	ed					Reserved for fu	uture use			
D7	Т	ransm	nit	1				Indicates a transmit operation				
					C)		Indicates a receive operation				

MODE CONTI	MODE CONTROL REGISTER ADDRESS			RESS:	010h (016d, 10000b) MODE: ALL MOD			LL MODES	
BIT D7	BIT D6	BI	T D5		BIT D4	BIT D3	BIT D2	BIT D1	BIT D0
RES	HINIT	S	RUN		SINIT	ICMP	FAX	DATA	CP
BIT NO.	NAME		CO	NDIT	ION	DESCRIPTION			
D2, D1, D0	DSP Mode ³		D2 0 0	D1 0 0	D0 0 1	DSP in IDLE Mo DSP in Call Pro			
			0 1	1 0 ny otl	0 0	DSP in Call Plo DSP in Data Mo DSP in Fax Moo DSP Error	de		
D3	Initialization Complete (Read Only			1 ⁴		Indicates the co progress, and d Initialization not	ata modes.	e initialization r	outines in call
D5, D4	Soft Init / Soft Run ⁵	i	D5	5	D4	Used with MBT			
			0		0	Perform both ini	t and run funct	ions.	
			0		1	Perform only the the μ P to go bac parameters.			
			1		0	Perform only the are complete. D	O NOT attemp	ot to run withou	t initialization.
			1		1	Perform init and their default value			
D6	Hard Init ⁴			1		Forces a hard in control variables		all state machir	ne timing and
				0		Allows normal o	peration.		
D7	Reserved			0		Reserved Allows normal o V.22 bis only	peration. Valid	for V.22 and	

³ Only one bit of D0, D1, D2 are allowed at any one time. The 73M2921 will return ERROR if the μP tries to set more than one bit or if a bit is set while another bit is already set. When all three bits (D0,D1,D2) are set to 0, it defines IDLE mode. All transition must return to IDLE mode before setting another mode. i.e. In order to switch from Data mode to Call Progress mode, the mode must be set to 000 (IDLE mode) first before setting to 001(CALL PROGRESS mode).

⁴ The ICMP bit does not correctly reflect completion of the initialization routine (depending on mode). Wait 2 baud periods and the initialization will be done regardless.

⁵ Refer to application notes for information on Memory Block Transer (MBT); set to zero. Only used with Memory Block Transfers.

MSE0 REGIS	STER (LSB)	ADDRES	6S: 011h (017c	d, 10001b)	MODE: ALL MODES			
BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0	
This register determine Sig		ist Significant E	Byte of the Mea	an Squared Err	or number fror	n the DSP. Us	ed to	

MSE1 REGISTER (MSB) ADDRESS: 012h (018d, 10010b)			d, 10010b)	MOD	E: ALL MODE	S	
BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0

This register returns the Most Significant Byte of the Mean Squared Error number from the DSP. Used to determine Signal Quality.

CALL PROGRESS TRANSMIT REGISTER ADDRESS: 014 h (020d, 10100b) MODE: CALL PROGRESS

BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0	
CPDIR	Res.	Res.	TX2225	TX2100	TX1300	TX1100	CPTE	
BIT NO.	NA	ME	CONDITION	DESCRIPTION				
D0	Call Pro Transmit		1	Enables Call Progress Transmit. This bit must be se to transmit a tone.				
D1	Transmit	1100 Hz	D7 = 0	Transmits 1100 Hz Fax Calling Tone. Only active when $D7 = 0$				
D2	Transmit	Transmit 1300 HzD7 = 0Transmits 1300 Hz Modem Calling Tone. Or when D7 = 0			e. Only active			
D3	Transmit	2100 Hz	D7 = 1	Transmits 2	2100 Hz CCITT	Answer Tone		
D4	Transmit	2225 Hz	D7 = 1	Transmits 2	2225 Hz Bell A	nswer Tone.		
D5,D6	Rese	erved	-	Reserved f	or future use			
D7	Call Pro Direc		1	Call Progress Answer. D1 & D2 are disabled Call Progress Originate. D3 & D4 are disabled				
			0		0			

NOTE: When using bits D1-D4, only one may be active at a time.

PRECISE CF	PRECISE CPD ENABLE REGISTER			ADDRESS: 18h (024d, 11000b) N			ODE: CALL PROG.		
BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0		

This register enables the precise CPD register. Setting bits in this register enables the unsolicited interrupt feature. These bits have a 1 to 1 correspondence with the Precise CPD register. The default value is "0". See Precise CPD register.

PRECISE CPD REGISTER ADDRESS: 19h (025d, 11001b) MODE: CALL PROG. ORIGINATE ONLY

BIT D7	BIT D6	BIT D5	BIT D4	BIT D3	BIT D2	BIT D1	BIT D0		
Res.	Res.	2750 Hz	2130 Hz	620 Hz	480 Hz	440 Hz	350 Hz		
BIT NO.	NA	ME	CONDITION	DESCRIP	ΓΙΟΝ				
D0	Detect	Detect 350 Hz 1 Indicates detection of 350 Hz tone) Hz tone			
D1	Detect	440 Hz	1	Indicates c	Indicates detection of 440 Hz tone				
D2	Detect	480 Hz	1	Indicates c	Indicates detection of 480 Hz tone				
D3	Detect	620 Hz	1	Indicates c	Indicates detection of 620 Hz tone				
D4	Detect 2	2130 Hz	1	Indicates c CAS tone)	Indicates detection of 2130 Hz tone (component of CAS tone)				
D5	Detect 2	2750 Hz	1	Indicates of CAS tone)	Indicates detection of 2750 Hz tone (component of CAS tone)				
D6, D7	Rese	erved	-	Reserved	Reserved for future use				

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Operation outside these rating limits may cause permanent damage to this device.

PARAMETER	RATING
VDD Supply Voltage	7V
Storage Temperature	-65 to 150°C
Applied Voltage	-0.3 to (VDD + 0.3V)
Note: All inputs and outputs are protected from static charge using built-in, industry standar circuit protected.	d protection devices and all outputs are short-

RECOMMENDED OPERATING CONDITIONS (TA = -40° C to 85° C VDD $3.3V \pm .3V$ except as noted)

CONDITION	MIN	NOM	MAX	UNIT
VNA & VND = 0V	3.0	3.3	3.6	V
VPA & VPD = 3.3V				
Outputs unloaded CMOS input levels		18	30	mA
Running internal code				
In power down mode, CR0 CLK turned off		6	50	<mark>μ</mark> Α
	VNA & VND = 0V VPA & VPD = 3.3V Outputs unloaded CMOS input levels Running internal code In power down mode, CR0	VNA & VND = 0V3.0VPA & VPD = 3.3VOutputs unloaded CMOS input levelsRunning internal codeIn power down mode, CR0	VNA & VND = 0V3.03.3VPA & VPD = 3.3V0utputs unloaded CMOS input levels18Running internal code18In power down mode, CR0 CLK turned off18	VNA & VND = 0V3.03.33.6VPA & VPD = 3.3V01830Outputs unloaded CMOS input levels1830Running internal code1818In power down mode, CR0 CLK turned off1818

RECOMMENDED OPERATING CONDITIONS (TA = -40°C TO 85°C VDD 5V ± .5V except as noted)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Supply Voltage (VPD, VPA)	VNA & VND = 0V	4.5	5.0	5.5	V
Supply Current (IPA+IPD)	VPA & VPD = 5.0V				
	Outputs unloaded CMOS input levels		30	40	mA
	Running internal code				
	In power down mode, CR0 CLK turned off		6	50	μA
VIH Input High		0.75* VP	-		V
VIL Input Low				0.25*VP	V
Input Current (digital)	0 < VIN < VP	-1		1	μA
Input Current	0 < VIN < VP	-100	1	100	μA
VOL Output Low	IOL = +3mA	0		0.5	V
VOH Output High	IOH = -3mA	VP-0.5		VP	V
Clock Variation	Crystal or external clock	-0.01		+0.01	%
TA, Operating Temperature		-40		85	°C

ANALOG VOLTAGE REFERENCE AND REGULATION (TA = -40°C to 85°C VDD 5V ± .5V except as noted)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Vbg			1.25		V
Vref	VPA, VPD = 5V, VREF HIGH = 0	1.1	1.25	1.4	V

ANALOG VOLTAGE REFERENCE AND REGULATION (TA = -40°C to 85°C VDD 5V ± .5V except as noted)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Input Impedance	INPA & INNA	50			KΩ
Offset Voltage	DAC min scale	-100	0	100	mV
DC Gain	DAC max scale	-0.5	0	0.5	dB
	Output load = 50 K Ω				
Input Level Differential analog INPA, INNA	Vref = 1.25V			0.450	V I
	1 KHz sine wave				^V pk
Analog Output Level	Vref = 1.25V	0.5	0.55	0.6	V al al
(OUTPA-OUTNA or OUTNA-OUTPA)	DAC max scale				^V pk-pk
OUTNA-OUTFA)	Output load = 50 K Ω				
Idle Channel Noise	0.3KHz - 3.0KHz		-65		dBm
Output THD	1KHz sine max scale into DAC			-50	dB
(OUTPA-OUTNA)	Output load = 50 K Ω				
Input THD (INPA-INNA)	1KHz sine at 1.25V=Vref &1V pk-pk			-50	dB
Intermodulation Distortion	1.0KHz & 1.2KHz at ±18,876 counts (full scale signal) into DAC,			-50	dB
	Output load = 50 K Ω				

DYNAMIC CHARACTERISTICS AND TIMING (TA = -40°C to 85°C VDD 5V ± .5V, differential mode, except as noted)

PARAMETER	CONDITION MIN NOM M		MAX	UNIT	
QAM/DPSK Modulator	Output load 50KΩ max				
Output Amplitude	TX scrambled marks (Vcc = 5V) Transmit Attenuator set to 0000-10.0-9.0o		dBm0		
FSK Modulator					
Transmit Level	Transmit Dotting Pattern (Vcc = 5V, Vref = 1.25V)		-10.0	-9.0	dBm0

ANSWER TONE GENERATOR (2100 or 2225 Hz)	CONDITION	MIN	NOM	МАХ	UNIT
Output Amplitude	Vcc = 5V	11.5	-10.0	-9.0	dBm0
Output Distortion	Distortion products in receive band			-40	dB

DTMF GENERATOR ⁶	CONDITION	MIN	NOM	MAX	UNIT
Frequency Accuracy		-0.1		0.1	%
Output Amplitude Low Band	Vcc = 5V		-9		dBm
Output Amplitude High Band	Vcc = 5V		-7		dBm
Twist	Adjustable in firmware		2		dB

IMPRECISE CALL PROGRESS DETECTOR	IN CALL PROGRESS MODE	MIN	NOM	ΜΑΧ	UNIT
	350 - 600 Hz				
Detect Level	460 Hz test signal	-53.0			dBm
Reject Level	460 Hz test signal			-53.0	dBm
Delay Time	-70 dBm0 to -30 dBm0 level change		60		ms
Hold Time	-30 dBm0 to -70 dBm0 level change		70		ms

CARRIER DETECT	CONDITION	MIN	NOM	MAX	UNIT
Threshold	All Modes	-48.0		-43.0	dBm
Hysteresis	All Modes	2.0			dBm
Delay Time					
All Modes	-70 dBm0 to -6 dBm0 level change		40		ms
Hold Time					
All Modes	-70 dBm0 to -6 dBm0 level change		40		ms

ANSWER TONE DETECTOR	CALL PROGRESS MODE	MIN	NOM	MAX	UNIT
Detect Level Threshold		-48.0		-43.0	dBm
Detect Time	2100 or 2225 Hz		60		ms
Hold Time			100		ms

⁶ Do not transmit DTMF levels higher than -3.0dBm600.

MAXIMUM OUT OF BAND ENERGY TRANSMIT	CONDITION	MIN	NOM	MAX	UNIT
	4 kHz, Guard Tones Off			-35	dBm
	10 kHz, Guard Tones Off			-55	dBm
	12 kHz, Guard Tones Off			-65	dBm
GUARD TONE GENERATOR	CONDITION	MIN	NOM	MAX	UNIT
GUARD TONE GENERATOR Tone Level	CONDITION 550 Hz	-4.5	NOM -3	MAX -1.5	UNIT dB

CONTROL INTERFACE TIMING

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
tCW	CS to WR Low	50			ns
tWC	\overline{WR} High to \overline{CS} High	20			ns
tWH	Write Hold Time	20			ns
tWS	Write Setup Time	150			ns
tWW	WR width	185			ns
tRC	$\overline{\text{RD}}$ High to $\overline{\text{CS}}$ High	20			ns
tRW	RD width	185			ns
tRH	Read Hold Time	5			ns
tRZ	Read High-Z Time			20	ns

Table 6 - μ C Parallel Interface Timing




FIGURE 8 - μ C Parallel Interface Timing Diagram

DESIGN CONSIDERATIONS

TDK Semiconductor's single chip modem solutions include all the basic modem functions. This makes these devices adaptable to a variety of applications, and as easy to control as conventional digital bus peripherals.

Unlike digital logic circuitry, modem designs must contend with precise frequency tolerances and verify low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. The crystal oscillator should be held to a 50ppm tolerance. Following are additional recommendations that should be taken into consideration when starting new designs. Additional information is available in the 73M2921 Design Guide.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain high performance in modem designs. The more digital circuitry present on the PC board, the more attention to noise control is needed.

The 73M2921 should be considered a high performance analog device. A 10μ F electrolytic capacitor in parallel with a 0.1μ F Ceramic capacitor should be placed between VPD and VND as well as between VPA and VNA. A 0.1μ F ceramic capacitor should be placed between VREF and VNA as well as VBG and VNA. Liberal use of ground planes and large traces on power are also highly recommended. High speed, digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations.

To accomplish this, high speed, digital devices should be locally bypassed, and the telephone line interface and the modem should be located next to each other near where the telephone line connection is accessed. To avoid problems, power supplies and ground traces should be routed separately to the analog and digital portions on the board. Digital signals should not be routed near low level analog or high impedance analog traces.

MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions typical of those encountered over public service telephone lines.

BER vs. SNR (see Figure 9)

This test represents the ability of the modem to operate over noisy lines with a minimum amount of data transfer errors. Since some noise is generated in the best dial up lines, the modem must operate with the lowest signal to noise ratio (SNR) possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically a DPSK modem will exhibit better BER performance test curves receiving in the low band (answer mode) than in the high band (originate mode).

BER vs. RECEIVE LEVEL

This test measures the dynamic range of the modem. Because signal levels vary widely over dial up lines, the widest possible dynamic range possible is desirable. The minimum Bell specification calls for 36dB of dynamic range. The SNR is held constant at the indicated values as the Receive level is lowered from very a very high to a very low signal level. The width of the bowl of these curves, taken at the BER point is the measure of the dynamic range.




FIGURE 9 - 2400 BPS QAM SNR vs. BER





FIGURE 10 – Power Input Level vs. BER

PINOUT 100 PIN QFP - PRODUCTION PACKAGE PINOUT

QFP Pin	Pin Name	Pin Description	QFP Pin	Pin Name	Pin Description
1	n/c		35	INNA	analog negative input
2	n/c		36	VPA	analog positive power supply
3	VPD	digital positive power supply	37	VNA	analog negative power supply
4	VND	digital negative power supply	38	MON	speaker driver output
5-12	UD[0-7]	8 bit microcontroller data bus, bidirectional	39	WAKE	microcontroller wake-up output
13,14	UA[0, 1]	2 bit microcontroller address	40	RESET	reset chip input
15	CS	microcontroller chip select input	41	TXD	transmit serial data input
16	WR	µP write enable input	42	TXCLK	transmit data clock output
17	RD	µP read enable input	43	n/c	
18	UINT	µP interrupt output	44	RXD	receive serial data output
19	MICCLK	microcontroller clock output	45	RXCLK	receive data clock output
20	VND	digital negative power supply	46-49		for factory use, make no connections
21	XTALO	crystal oscillator output	50	PEXT	for factory use; tie to ground
22	XTALI	crystal oscillator (clock) input	51	VPD	digital positive power supply
23	VPD	digital positive power supply	52	VND	digital negative power supply
24	RING	ring detect input	53-57	n/c	
25	n/c		58-73		for factory use, make no connections
26	DTI0	data transition 0 input	74	VND	digital negative power supply
27	VNA	analog negative power supply	75-81	n/c	
28	n/c		82	VPD	digital positive power supply
29	VPA	analog positive power supply	83	n/c	
30	OUTNA	analog negative output	84-90		for factory use, make no connections
31	OUTPA	analog positive output	91	n/c	
32	VREF	analog voltage reference output	92-100		for factory use, make no connections
33	VBG	bandgap bypass point			
34	INPA	analog positive input			

PACKAGE PIN DESIGNATIONS

(Top View)




100 Pin QFP 73M2921-IG

Page 40 of 41

CAUTION: Use handling procedures necessary for a static sensitive component.

MECHANICAL SPECIFICATIONS



ORDERING INFORMATION

PART DESCRIPTION		ORDER NUMBER	PACKAGING MARK
73M2921	100-Pin QFP	73M2921-IG	73M2921-IG

Advance Information: Indicates a product still in the design cycle, and any specifications are based on design goals only. Do not use for final design.

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that you are referencing the most current data sheet before placing orders. To do so, see our web site at http://www.tsc.tdk.com or contact your local TDK Semiconductor representative.

TDK Semiconductor Corp., 2642 Michelle Dr., Tustin, CA 92780, (714) 508-8800, FAX (714) 508-8877, http://www.tsc.tdk.com