

W86L488

**Winbond Host Interface
SD/SDIO/MMC
Memory Card Bridge**

W86L488 Data Sheet Revision History

	Pages	Dates	Version	Version on Web	Main Contents
1		08/2002	0.50		First published.
2		12/2002	0.60		Add QFN package.
3	P6, P8, P10, P11, P24, P25, P26, P41, P42, P43, P44, P45, P46	03/2003	0.70		1.Modify pin function of CLK, ACLK, BCLK, XASN, XDRQN, 2.Revised function description of Data Access Request & Interrupt. 3.Revised Reference Schematic
4	P30	05/2003	0.8		Revise access time to 70ns
5	P36	06/2003	0.81		Revise 48-QFN package dimension
6	P36, P37	05/02/04	0.82		Revise 48, 64 –QFN package dimension
7					
8					
9					
10					

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this data sheet belong to their respective owners.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Preliminary W86L488



Table of Content:

1.	GENERAL DESCRIPTION	1
2.	FEATURES	1
3.	PIN CONFIGURATIONS	2
3.1	W86L488Y Pin Configuration	2
3.2	W86L488AY Pin Configuration	3
4.	PIN DESCRIPTIONS	4
4.1	W86L488Y Pin Descriptions	4
4.2	W86L488AY Pin Descriptions	7
5.	BLOCK DIAGRAM	11
5.1	W86L488Y Block Diagram	11
5.2	W86L488AY Block Diagram	12
6.	REGISTER	13
6.1	W86L488Y Register	13
6.2	W86L488AY Register	16
7.	FUCNTIONAL DESCRIPTION	19
7.1	Host Interface	19
7.2	Card Inserting and Removing	24
7.3	Reset Action	25
7.4	Clock Source	25
8.	ELECTRICAL CHARACTERISTICS	26
8.1	Absolute Maximum Ratings*	26
8.2	Recommended Operating Conditions	26
8.3	Power Supply Characteristics	26
8.4	Digital Characteristics	27
8.5	Timing Characteristics	27
9.	HOW TO READ THE TOP MARKING	33
10.	PACKAGE DIMENSIONS	34
10.1	W86L488Y Package Dimensions	34
10.2	W86L488AY Package Dimensions	35
11.	REFERENCE SCHEMATIC	36
11.1	W86L488Y Reference Schematic	36
11.2	W86L488AY Reference Schematic	39

Preliminary W86L488 Data Sheet



WINBOND HOST INTERFACE SD/SDIO/MMC MEMORY CARD BRIDGE

1. GENERAL DESCRIPTION

The W86L488 is a SD/SDIO/MMC interface bridge between microprocessor and SD/SDIO/MMC device. The data width of microprocessor is 8 or 16-bits. W86L488 supports synchronous or asynchronous type of host interface. It also supports DMA and Interrupt type of transfer mode to improve data transfer performance. The signals on the SD bus are captured or driven by W86L488. W86L488 is monitored and controlled by microprocessor via internal registers. W86L488 fits for most of IA devices, such as PDA, Cellular Phone, DSC, and MP3 player.

2. FEATURES

- Compliant with SD spec. Version 1.01. (Support SDIO)
- Compliant with MMC spec. Version 3.2.
- Simultaneously access two ports of SD/SDIO/MMC supported. (W86L488AY only)
- Support physical layer commands of SD/SDIO/MMC interface.
- Support SD/MMC and SPI mode for SD/SDIO/MMC interface.
- Support Keitaide-Music MMC card commands in SPI mode.
- Support SDIO interrupt and bus suspend/resume operation.
- Built-in 128 bytes data buffer for data transmit (send/receive).
- Support two types of Host microprocessor Interface access – synchronous and asynchronous.
- DMA and Interrupt transfer mode supported.
- Host microprocessor Interface support (Such as: Motorola's Dragon Ball series; Intel's Strong ARM, ARM series; Hitachi's SH2 series; Fujisui's FR30)
- Support 8/16 bits data bus of Microprocessor I/F.
- Built-in 3.58 to 25MHz crystal driver circuit, support external oscillator or crystal clock.
- Operation voltage: 2.7~3.6V for SD/SDIO/MMC, 2.5/3.3V for Host CPU interface.
- 48/64-pin QFN package.

Ordering Information

PART NUMBER	DESCRIPTION	PACKAGE TYPE	PRODUCTION FLOW
W86L488Y	1Port SD/SDIO	48-PIN QFN	Commercial, 0°C to +70°C
W86L488AY	2Port SD/SDIO	64-PIN QFN	Commercial, 0°C to +70°C

3. PIN CONFIGURATIONS

3.1 W86L488Y Pin Configuration




Fig. 3-1 W86L488Y Pin Assignment (48-pin QFN).

3.2 W86L488AY Pin Configuration




Fig. 3-2 W86L488AY Pin Assignment (64-pin QFN).

Preliminary W86L488



4. PIN DESCRIPTIONS

4.1 W86L488Y Pin Descriptions

PIN	NAME	TYPE	DESCRIPTION
SD/SDIO/MMC Interface (VDD3 powered):			
21	DAT0/CDO	DO/DI	SD/MMC mode: Data line bit 0 signal for SD/SDIO card, data signal for MMC card. SPI mode: Card data output in SPI mode.
22	DAT1/IRQ	DO/DI	SD/MMC mode: Data line bit 1 signal for SD/SDIO card or interrupt request for SDIO. SPI mode: No use.
15	DAT2	DO/DI	SD/MMC mode: Data line bit 2 signal for SD/SDIO card or read wait for SDIO. SPI mode: No use.
16	DAT3/CS	DO/DI	SD/MMC mode: Data line bit 3 or Card detect for SD/SDIO card. SPI mode: Card select.
17	CMD/CDI	DO/DI	SD/MMC mode: Command response for SD/SDIO card or MMC card. SPI mode: Card data input. This pin will tri-state when the command is not driven.
20	CLK	DO	Clock output signal for SD/SDIO card or MMC card. This pin will stay at high or low when card clock is not needed depends on the state of CKDH bit setting.

Preliminary W86L488



4.1 W86L488Y Pin Descriptions, continued

PIN	NAME	TYPE	DESCRIPTION
Crystal Driver (VDD3 powered):			
13	XTI	DI	Clock driver input signal, may be used as external clock input.
14	XTO	DO	Clock driver output signal.
Host Interface Signal (VDDH powered):			
28	HCKI	DI	Host clock input.
35	XCSN	DI	Chip select input pin, active low.
36:38	A[3:1]	DI	Address input pins.
40	D15/A0	DI/DO	Data bus D15 pin, D[15:8] is the high byte of the data bus, D15 also used as A0 when 8-bit CPU data size. In 8-bit mode, internal register high byte (D15:8) will accessed at data bus [7:0] when A0 = 1, low byte (D7:0) will accessed at data bus [7:0] when A0 = 0.
41	D14	DI/DO	Data bus D14 pin.
44:48	D[13:9]	DI/DO	Data bus D[13:9] pins.
1:5	D[8:4]	DI/DO	Data bus D[8:4] pins, D[7:0] is the low byte of the data bus.
7:10	D[3:0]	DI/DO	Data bus D[3:0] pins.
33	XWRHN/ XBE0	DI	Type 1: High byte (D15 to D8) write control pin, active low. Type 2: High byte (D15 to D8) data valid pin, active low.
34	XWRLN/ XBE1	DI	Type 1: Low byte (D7 to D0) write control pin, active low. Type 2: Low byte (D7 to D0) data valid pin, active low.
11	XINTN	DO	Interrupt request pin, active low.

Preliminary W86L488



4.1 W86L488Y Pin Descriptions, continued

PIN	NAME	TYPE	DESCRIPTION
32	XRDN/ XRWN	DI	Type 1: Read control pin, active low. Type 2: Read write control pin, 1: read 0: write
30	XASN	DI	Type 1: None. Type 2: Bus access cycle start pin, active low.
29	XDRQN/ XRDYN	DO	Type 1: Data Access request pin, active low. Type 2: Bus cycle complete pin, active low.
39	XTYP2	DI	Host interface type 2 select pin, 0: type 1 mode. 1: type 2 mode.
General I/O Port Signal (VDD3 powered):			
27:23	GIO[0:4]	DI/DO	5-bit general input output port signals. GIO0 pin can be used as dedicate card insert detect. Input and active low in default.
Other Signal (VDDH powered):			
12	RSTN	DI	Reset input, hardware reset input, active low.

Preliminary W86L488



4.1 W86L488Y Pin Descriptions, continued

Pin	Name	Type	Description
Power:			
19	VDD3	DP	Power supply 3.3V.
43	VDDH	DP	Power supply 2.5V or 3.3V for Host I/F. * ¹
6, 18, 31, 42	VSS x4	DP	Ground (4 pins).

Type: DP is Power, DI is Digital Input, DO is Digital Output.

Note*1: When Host I/F voltage is 2.5V, VDDH connects to 2.5V.

When Host I/F voltage is 3.3V, VDDH connects to 3.3V.

4.2 W86L488AY Pin Descriptions

PIN	NAME	TYPE	DESCRIPTION
SD/SDIO/MMC Interface (VDD3 powered):			
27 30	ADAT0/ACDO BDAT0/BCDO	DO/DI	SD/MMC mode: Data line bit 0 signal for SD/SDIO card, data signal for MMC card. SPI mode: Card data output in SPI mode.
28 31	ADAT1/AIRQ BDAT1/BIRQ	DO/DI	SD/MMC mode: Data line bit 1 signal for SD/SDIO card or interrupt request for SDIO. SPI mode: No use.
21 18	ADAT2 BDAT2	DO/DI	SD/MMC mode: Data line bit 2 signal for SD/SDIO card or read wait for SDIO. SPI mode: No use.

Preliminary W86L488



4.2 W86L488AY Pin Descriptions, continued

PIN	NAME	TYPE	DESCRIPTION
22 19	ADAT3/ACS BDAT3/BCS	DO/DI	SD/MMC mode: Data line bit 3 or Card detect for SD/SDIO card. SPI mode: Card select.
23 20	ACMD/ACDI BCMD/BCDI	DO/DI	SD/MMC mode: Command response for SD/SDIO card or MMC card. SPI mode: Card data input. This pin will tri-state when the command is not driven.
26 29	ACLK BCLK	DO	Clock output signal for SD/SDIO card or MMC card. This pin will stay at high or low when card clock is not needed depends on the state of CKDH bit setting.
Crystal Driver (VDD3 powered):			
16	XTI	DI	Clock driver input signal, may be used as external clock input.
17	XTO	DO	Clock driver output signal.
Host Interface Signal (VDDH powered):			
38	HCKI	DI	Host clock input.
45	XCSN	DI	Chip select input pin, active low.
47:50	A[4:1]	DI	Address input pins.
54	D15/A0	DI/DO	Data bus D15 pin, D[15:8] is the high byte of the data bus, D15 also used as A0 when 8-bit CPU data size. In 8-bit mode, internal register high byte (D15:8) will accessed at data bus [7:0] when A0 = 1, low byte (D7:0) will accessed at data bus [7:0] when A0 = 0.
55	D14	DI/DO	Data bus D14 pin.
60:64	D[13:9]	DI/DO	Data bus D[13:9] pins.
1:5	D[8:4]	DI/DO	Data bus D[8:4] pins, D[7:0] is the low byte of the data bus.
9:12	D[3:0]	DI/DO	Data bus D[3:0] pins.

Preliminary W86L488



4.2 W86L488AY Pin Descriptions, continued

Pin	Name	Type	Description
43	XWRHN/ XBE0	DI	Type 1: High byte (D15 to D8) write control pin, active low. Type 2: High byte (D15 to D8) data valid pin, active low.
44	XWRLN/ XBE1	DI	Type 1: Low byte (D7 to D0) write control pin, active low. Type 2: Low byte (D7 to D0) data valid pin, active low.
42	XRDN/ XRWN	DI	Type 1: Read control pin, active low. Type 2: Read write control pin, 1: read 0: write
13	XINTN	DO	Interrupt request pin, active low.
40	XASN	DI	Type 1: None. Type 2: Bus access cycle start pin, active low.
39	XDRQN/ XRDYN	DO	Type 1: Data Access request pin, active low. Type 2: Bus cycle complete pin, active low.
52	XTYP2	DI	Host interface type 2 select pin, 0: type 1 mode. 1: type 2 mode.

Preliminary W86L488



4.2 W86L488AY Pin Descriptions, continued

PIN	NAME	TYPE	DESCRIPTION
General I/O Port Signal:			
46, 32:36	GIO[5:0]	DI/DO	6-bit general input output port signals of port A. GIO0 pin can be used as dedicate card insert detection of port A. Input and active low in default (GIO[4:0] powered by VDD3, GIO5 powered by VDDH).
7, 6, 59, 53, 51,37	GIO[11:6]	DI/DO	6-bit general input output port signals of port B. GIO6 pin can be used as dedicate card insert detection of port B. Input, active low in default (GIO6 powered by VDD3, GIO[11:7] powered by VDDH).
Other Signal (VDDH powered):			
14	RSTN	DI	Reset input, hardware-reset input, active low.
57	TEST	DI	Test input, must connected to Vss.
Power:			
25	VDD3	DP	Power supply 3.3V.
58	VDDH	DP	Power supply 2.5V or 3.3V for Host I/F. *2
8, 24, 41, 56	VSS x4	DP	Ground (4 pins).

Type: DP is Power, DI is Digital Input, DO is Digital Output.

Note*2: When Host I/F voltage is 2.5V, VDDH connects to 2.5V.

When Host I/F voltage is 3.3V, VDDH connects to 3.3V.

5. BLOCK DIAGRAM

5.1 W86L488Y Block Diagram




Fig. 5-1 Block Diagram of W86L488Y.

5.2 W86L488AY Block Diagram




Fig. 5-2 Block Diagram of W86L488AY.

Preliminary W86L488



6. REGISTER

The registers in the W86L488Y/AY are direct access registers and indirect access registers. The direct access registers and indirect access registers are listed as follows:

6.1 W86L488Y Register

Addr A[3:1]	Register Name (note 1)	Content (note 2)															
		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Direct Access Registers:																	
000	Command Pipe Reg. (WO) Response Reg. (RO)	Command pipe registers / Response registers															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
001	Status Reg. (RO)	Status								-	-	-	-	-	-	-	-
		0	0	0	0	1	0	0	0								
001	Control Reg. (bit 8 WO, R/W)	-	-	-	-	-	-	-	Control								
									0	0	0	0	0	0	0	0	1
010	Receive Data Buffer (R/O)	Receive data buffer															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010	Transmit Data Buffer (WO)	Transmit data buffer															
		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
011	Interrupt Status Reg. (RO)	Interrupt status								-	-	-	-	-	-	-	-
		0	0	0	0	0	0	0	0								
011	Interrupt Enable Reg. (R/W)	-	-	-	-	-	-	-	-	Interrupt enable							
										0	0	0	0	0	1	1	0
100	General I/O Port Data Reg. (R/W)				GIO data					-	-	-	-	-	-	-	-
		0	0	0	X	X	X	X	X								

Preliminary W86L488



100	General I/O Port Control Reg. (R/W)	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0
101	General IP Interrupt Status Reg. (RC)	GIO interrupt status								-	-	-	-	-	-	-	-
101	General IP Interrupt Enable Reg. (R/W)	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0
110	Index Address Reg. (R/W)	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0
111	Index Data Register	Index data register															
		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
Indirect Access Registers:																	
0000	Extend Status Reg. (RO)	Extend status								-	-	-	-	-	-	-	-
0000	Setting Reg. (R/W)	-	-	-	-	-	-	-	-	0	0	0	1	0	0	0	1
0001	SDIO Bus Function Reg. (RO)	M_Fn				S_Fn				-	-	-	-	-	-	-	-
0001	SDIO Bus Control Reg. (bit[7:6] RO, R/W)	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0
0010	Master Data Format Register (R/W)	Data length (master)				0	0	1	0	0	0	0	0	0	0	0	0
0011	Master Block Count Register (R/W)	Block count (master)				0	0	0	0	0	0	0	0	0	0	0	1
0100	Slave Data Format Register (R/W)	Data length (slave)				0	0	1	0	0	0	0	0	0	0	0	0
0101	Slave Block Count Register (R/W)	Block count (slave)				0	0	0	0	0	0	0	0	0	0	0	1
0110	Nac Time-out Register (R/W)	Nac time out register															
0111	Error Status Reg.	Error status											-	-	-	-	-

Preliminary W86L488



	(RO)	0	0	0	0	0	0	0	0	0	0						
1000	Buffer Service Length Register (RO)	Blv	Buffer service length								-	-	-	-	-	-	-
		0	0	0	0	0	0	0	0	0							
1000	Ready & Data Size Register (R/W)	-	-	-	-	-	-	-	-	-	F	-	-	-	-	-	d8
											0	0	0	0	0	0	0
1001	Test Register (R/W)	Test register															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1010	ID Code Register (RO)	ID Code register															
		0	1	0	0	1	0	0	0	1	0	0	0	1	1	0	0

Note 1: R/W means the register can be read and write.

RO means the register is read only.

RC means the register is read only and read clear.

WO means the register is write only.

Note 2: The data bit in the content is the initial value during hardware reset.

0: the bit value is 0.

1: the bit value is 1.

X: the bit value is unknow.

-: Undefined bit in the register and the value will read 0.

Preliminary W86L488



6.2 W86L488AY Register

Addr A[4:1]	Register Name (Note 1)	Content (note 2)															
		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global Registers:																	
1000	Global Status Reg. (RO)	Global status register															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1001	Global Control Reg. (bit[9:8] RO,R/W)	Global control register															
		0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
1010	Ready & Data Size Register (R/W)	-	-	-	-	-	-	-	-	F	-	-	-	-	-	-	d8
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Direct Access Registers:																	
0000	Command Pipe Reg. (WO) Response Reg. (RO)	Command pipe registers / Response registers															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0001	Status Reg. (RO)	Status								-	-	-	-	-	-	-	-
		0	0	0	0	1	0	0	0	-	-	-	-	-	-	-	-
0001	Control Reg. (bit 8 WO, R/W)	-	-	-	-	-	-	-	Control								
		0	1/1	0	0	0	0	0	0	0	0	1					
0010	Receive Data Buffer (R/O)	Receive data buffer															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0010	Transmit Data Buffer (WO)	Transmit data buffer															
		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0011	Interrupt Status Reg. (RO)	Interrupt status								-	-	-	-	-	-	-	-
		0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
0011	Interrupt Enable Reg. (R/W)	-	-	-	-	-	-	-	-	Interrupt enable							
		0	0	0	0	0	0	0	1	1	0						
0100	General I/O Port Data Reg. (R/W)			GIO data						-	-	-	-	-	-	-	-
		0	0	X	X	X	X	X	X	-	-	-	-	-	-	-	-
0100	General I/O Port Control Reg. (R/W)	-	-	-	-	-	-	-	-	GIO control							
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Preliminary W86L488



0101	General IP Interrupt Status Reg. (RC)			GIO interrupt status						-	-	-	-	-	-	-	-	
		0	0	0	0	0	0	0	0									
0101	General IP Interrupt Enable Reg. (R/W)	-	-	-	-	-	-	-	-			GIO interrupt enable						
										0	0	0	0	0	0	0	0	
0110	Index Address Reg. (R/W)	-	-	-	-	-	-	-	-				Index address					
										0	0	0	0	0	0	0	0	
0111	Index Data Register	Index data register																
		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
Indirect Access Registers:																		
0000	Extend Status Reg. (RO)	Extend status								-	-	-	-	-	-	-	-	
		0	0	0	0	0	X	-	-									
0000	Setting Reg. (R/W)	-	-	-	-	-	-	Setting register										
								0	0	0	1	0	0	0	0	0	0	1
0001	SDIO Bus Function Reg. (RO)	M_Fn				S_Fn				-	-	-	-	-	-	-	-	
		1	1	1	1	1	1	1	1									
0001	SDIO Bus Control Reg. (bit[7:6] RO, R/W)	-	-	-	-	-	-	-	-	SDIO bus control								
										0	0	0	0	0	0	0	0	0
0010	Master Data Format Register (R/W)			-	-	Data length (master)												
		0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
0011	Master Block Count Register (R/W)		-	-	-	-	-	-	Block count (master)									
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
0100	Slave Data Format Register (R/W)			-	-	Data length (slave)												
		0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
0101	Slave Block Count Register (R/W)		-	-	-	-	-	-	Block count (slave)									
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
0110	Nac Time-out Register (R/W)	Nac time out register																
		0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
0111	Error Status	Error status										-	-	-	-	-	-	

Preliminary W86L488



	Reg. (RO)	0	0	0	0	0	0	0	0	0	0						
1000	Buffer Service Length Register (RO)	Biv	Buffer service length								-	-	-	-	-	-	-
		0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-
1000	Ready & Data Size Register (RO)	-	-	-	-	-	-	-	-	F	-	-	-	-	-	-	d8
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1001	Test Register (R/W)	Test register															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1010	ID Code Register (RO)	ID Code register															
		0	1	0	0	1	0	0	0	1	0	0	0	1	1	0	0

Note 1: R/W means the register can be read and write.

RO means the register is read only.

RC means the register is read only and read clear.

WO means the register is write only.

Note 2: The data bit in the content is the initial value during hardware reset.

0: the bit value is 0.

1: the bit value is 1.

X: the bit value is unknow.

-: Undefined bit in the register and the value will read 0.

7. FUNCTIONAL DESCRIPTION

7.1 Host Interface

The Host interface type may be type 1 or type 2. and the data size of the data bus may be 16-bit or 8-bit.

Host Interface Type 1:

The Host interface type 1 is selected when XTYP2 pin is low. Figure 7-1 shows the timing of 16-bit CPU read and write in type 1. Figure 7-2 is the timing of 16-bit CPU write high byte and write low byte. Figure 7-3 and 7-4 show the timing of CPU 8-bit data bus read and write in type 1.




Fig. 7-1 16-bit Read and Write Access in Host I/F Type 1.




Fig. 7-2 High Byte and Low Byte Write Access in Host I/F Type 1.




Fig. 7-3 CPU 8-bit Data Bus Read Access in Host I/F Type 1.




Fig. 7-4 CPU 8-bit Data Bus Write Access in Host I/F Type 1.

Host Interface Type 2:

The Host interface type 2 is selected when XTYP2 pin is high. The data size of the CPU data bus may be 16-bit or 8-bit and the access cycle may be in 3-cycle or 2-cycle. Figure 7-5 shows the timing of CPU read write in type 2 and the access cycle is 3-cycle access, figure 7-6 shows the timing of CPU read write in type 2 and the access cycle is 2-cycle access.




Fig. 7-5 Read and Write Timing in Host I/F Type 2, 3-Cycle Access.




Fig. 7-6 Read and Write Timing in Host I/F Type 2, 2-Cycle Access.



Data Access Request:

Data access request XDRQN is used to notify the Host that the Host should write data to the transmit data buffer or read data from the receive data buffer in data write to the card or data read from the card. The Data access request action also effective when Host interface type 2 is selected.

During data transmit to the card, the XDRQN will active if the data write command has been transfer to the card and the transmit data buffer have not enough data to transmit to the card. The XDRQN will not active if the transmit data buffer have enough data to transmit to the card. The last byte of the data should placed at bit [15:8] if the data length is odd byte and CPU data size is 16-bit.

During data receive from the card, the XDRQN will active if the data read command has been transfer to the card and the data have been received in the receive data buffer. The XDRQN will not active if the data read command has been executed completely and the receive data buffer is read out. The last byte of the data is located at bit [7:0] if the data length is odd byte and CPU data size is 16-bit.

There are two types of data access request waveform, one is single access mode and the other is burst access mode. Single access mode is configured if DABST = low, XDRQN will inactive after each access receive or transmit data buffer, the XDRQN will re-active after four clock later. Figure 7-7 shows the waveform of Host access receive data buffer in single access mode (DABST = low). Burst access mode is configured if DABST = high, XDRQN will hold at active state until the data has been transferred completely. The Host can access receive or transmit data buffer with higher speed continuously and regardless of the system clock. Figure 7-8 is the waveform of Host access transmit data buffer in burst mode (DABST = high).




Fig. 7-7 Host Read Receive Data Buffer in Single Access Mode (DABST = low).




Fig. 7-8 Host Write Transmit Data Buffer in Burst Access Mode (DABST = high).

Interrupt:

The XINTN pin is used to notify Host that something happens or error occurs. The INT bit of status register can be read and check repeatedly if the Host cannot accept XINTN pin. XINTN will active (low) at the falling edge of system clock if any bit in the interrupt register is high, XINTN pin will return to high when write high to the related bit of the interrupt status register except DRQ interrupt in, the XINTN pin will go low again at four system clock cycles later if any other interrupt event is still pending.





Fig. 7-9 Timing of Interrupt in.



7.2 Card Inserting and Removing

There are two methods for Host to detect SD/SDIO or MMC card inserting or removing through W86L488, the first method is detected by CD/DAT3 pin, the second method is a dedicated switch on the SD/MMC slot can be connected to the GIO0 pin and set GIO0 to input direction. These two methods can be performed even if the W86L488 is in power down state.


Method 1, CD/DAT3 as card detection:

The CD/DAT3 of SD bus can be used as card detection if no data transfer on the DAT3, if SIEN bit of the control register is low and CD_IE and INT_E on the interrupt enable register are all high, card inserting or removing will generate interrupt. Host must read the interrupt status register and re-check the card state by reading the CD bit on the extend status register. This detection method will not be effective when wide bus on the SD bus is transfer. MMC card may not support this detection method.

Method 2, GIO0, GIP6 as card detection (inserting):

Some SD/MMC slot support external switch for card existing detection, the switch will be on when SD/SDIO or MMC card is exist. GIO0 and GIP6 with a pull high resistor can be used as card detection of port A and port B. In port A the Host can disable the GOEN0 bit on the general I/O port control register and enable the GIT_EN0 bit on the general I/O port interrupt enable register and enable GIT_IE and INT_E bits on the interrupt enable register. SD or MMC card inserting or removing will change the switch state then change the state of GIO0 pin and then generate interrupt to the Host. Host may re-check the card state by reading the GIN0 bit on the general I/O port data register. The card insert status of port A and port B also can be read in the global status and control register.

Figure 7-10 shows the waveform of GIO0 and GIOx when card insert and remove if GIO0 as card insert and GIOx as write protect input.



7.3 Reset Action

Hardware Reset:

Hardware reset is performed by setting RSTN pin to low state for at least 1uS. The CPU data size will set to 16-bit default, all the registers will set to default value. The receive and transmit data buffer will be cleared, all the internal logic will be reset to initial state.

Software Reset:

Software reset is executed by write the RST bit of the control register to 1, all the internal logic will be reset to initial state and receive and transmit data buffer will be cleared, but the content of registers are not affected. In W86L488AY, the port A and port B will reset at the same time if global software reset in the global control register is set.

Data Buffer Reset:

Data buffer reset is used to reset the receive data buffer and transmit data buffer simultaneously, the serial interface command will be affected if the data receive or transmit command is progressing. Internal logic state and the content of registers are not affected.

7.4 Clock Source

The clock source of W86L488 is the waveform of XTO pin, if crystal is connected, the frequency may be from 3.58MHz to 25MHz, if the clock source is from external clock, XTI may be used as clock input and the maximum frequency is 25MHz. In W86L488AY, the clock driver will be disabled when port A and port B are power down or global power down in the global control register is set.



8. ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings*

	PARAMETER	SYMBOL	RATING	UNITS
1	Supply Voltage with respect to V_{VSS}	V_{VDD}	-0.3 to 6	V
2	Current at any pin other than supplies		0 to 10	mA
3	Storage Temperature	T_{st}	-65 to 150	°C

* Exceeding these values may cause permanent damage.

8.2 Recommended Operating Conditions

	CHARACTERISTICS	SYMBOL	RATING	UNIT
1	Host I/F Operation Voltage (referenced to V_{SS} pin).	V_{VDDH}	2.5 to 3.6	V
2	Operation Voltage (referenced to V_{SS} pin).	V_{VDD3}	3.0 to 3.6	V
3	Operation Voltage (referenced to V_{SS} pin) (Note)	V_{VDD3}	2.7 to 3.0	V
4	Clock Frequency at XTI pin	f_{XTL}	25	MHz
5	Operation Temperature	T_{op}	0 to 70	°C

Note: Clock frequency not guaranteed up to 25 MHz.

8.3 Power Supply Characteristics

(Measurement $V_{DD3} + V_{DDH}$ at $V_{DD3} = V_{DDH}$)

	PARAMETER	CONDITION	SYM.	MIN	TYP‡	MAX	UNITS	TEST
1	Standby Supply Current	Power Supply	I_Q		2	20	μA	Test 1
2	Operating Supply Current (Single port)	($V_{VDD} = 3.3V$)	I_{VDD}		14	22	mA	Test 2
3	Operating Supply Current (Dual port)		I_{VDD}		24	36	mA	Test 2
4	Operating Supply Current (Single port)	($V_{VDD} = 3.3V$)	I_{VDD}		13		mA	Test 3
5	Operating Supply Current (Dual port)		I_{VDD}		23		mA	Test 3

‡: Typical figure are at $V_{DIVDD} = 3.3V$ and temperature = 25 °C and are for design aid only, not guaranteed and not subject to production testing.

Test 1: All input pins are V_{VDD} or V_{VSS} , configured as power down mode, output without loading and no clock input on the XTI and HCKI pins.

Test 2: 25 MHz external clock input on the XTI pin, output without loading.

Test 3: 25 MHz crystal connected at XTI and XTO pins, output without loading.

Preliminary W86L488



8.4 Digital Characteristics

	PARAMETER	CONDITION	SYMBOL	MIN.	TYP‡	MAX.	UNITS	NOTES
1	Output High Voltage	2mA load	V _{OH}	0.9			V _{DD}	1
2	Output Low Voltage	2mA sink	V _{OL}			0.1	V _{DD}	1
3	Output High Voltage at SD4 output	3mA load	V _{OH}	0.9			V _{DD}	
4	Output Low Voltage at SD4 output	3mA sink	V _{OL}			0.1	V _{DD}	
5	High Level Input Voltage		V _{IH}	0.7			V _{DD}	
6	Low Level Input Voltage		V _{IL}			0.3	V _{DD}	
7	Input Current		I _{in}			1	μA	
8	Input Capacitance		C _{in}		10		pF	

‡: Typical figure are at V_{DVDD} = 3.3V and temperature = 25 °C and are for design aid only, not guaranteed and not subject to production testing.

Notes:

1: All output pins except SD4 output.

8.5 Timing Characteristics

	PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Clock (figure 8-1)							
1	XTI	fXTI	1	-	20	MHz	1
2	XTI high pulse width	tXTI _{wh}	10	-	-	nS	1
3	XTI low pulse width	tXTI _{wl}	10	-	-	nS	1
4	XTI rise time	tXTI _r	-	-	5	nS	1
5	XTI fall time	tXTI _f	-	-	5	nS	1
6	XTO delay time	tXTO _d	-	-	5	nS	2
7	XTI crystal driver	fXTI	3.58	-	25	MHz	3
8	HCLK frequency	fHCLK	1	-	40	MHz	
9	HCLK high pulse width	tHCLK _{wh}	10	-	-	nS	
10	HCLK low pulse width	tHCLK _{wl}	10	-	-	nS	
11	HCLK rise time	tHCLK _r	-	-	5	nS	
12	HCLK fall time	tHCLK _f	-	-	5	nS	

Publication Release Date: February 5, 2004

Preliminary W86L488



8.5. Timing Characteristics, continued

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Reset							
1	RSTN	tRST	4	-	-	cycle	
Host Interface at Type 1 (figure 8-2, 8-3)							
1	Access time	t _{acc}	70	-	-	nS	4
2	Address setup time	tA _{su}	10	-	-	nS	
3	Address hold time	tA _h	5	-	-	nS	
4	D[15:0] output delay time	tD _{od}	-	-	30	nS	5,6
5	D[15:0] output hold time	tD _{oh}	10	-	-	nS	5,7
6	D[15:0] input setup time	tD _{su}	10	-	-	nS	8
7	D[15:0] input hold time	tD _h	5	-	-	nS	9
8	DMA request delay time	tDRQ _d	-	-	20	nS	2
9	DMA request hold time	tDRQ _h	5	-	20	nS	2
Host Interface at Type 2 (figure 8-5)							
1	Input signals setup time	tIF2 _{su}	10	-	-	nS	10
2	Input signals hold time	tIF2 _h	5	-	-	nS	10
3	Address setup time	tA2 _{su}	10	-	-	nS	
4	Address hold time	tA2 _h	5	-	-	nS	
5	XRDYN delay time	tRDY _d	-	-	20	nS	2
6	XRDYN hold time	tRDY _h	5	-	-	nS	2
7	D[15:0] output delay time	tD _{od}	-	-	30	nS	5
8	D[15:0] output hold time	tD _{oh}	10	-	-	nS	5
9	D[15:0] input setup time	tD _{su}	10	-	-	nS	
10	D[15:0] input hold time	tD _h	5	-	-	nS	
Interrupt (figure 8-4)							
1	Interrupt delay time	tINT _d	-	-	20	nS	
2	Interrupt hold time	TINT _h	5	-	20	nS	



8.5. Timing Characteristics, continued

	PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Serial Interface Signals (figure 8-6, 8-7, 8-8, 8-9)							
1	SD3 output delay	t_{SD3_d}	5	-	15	nS	2
2	SD3 input setup time	$t_{SD3D_{su}}$	10	-	-	nS	
3	SD3 input hold time	t_{SD3_h}	5	-	-	nS	
4	SD1, SD2, SD5, SD6 output delay time	$t_{SDn_d}^*$	-	-	30	nS	2
5	SD1, SD2, SD5, SD6 input setup time	$t_{SDn_{su}}$	10	-	-	nS	
6	SD1, SD2, SD5, SD6 input hold time	t_{SDn_h}	5	-	-	nS	

Note 1: External clock input.

Note 2: 20 pF output loading.

Note 3: Crystal driver.

Note 4: Minimum active pulse width of (XCSN and XRDN) or (XCSN and XWRHN and XWRLN).

Note 5: 40 pF output loading.

Note 6: From the last active signal of XCSN or XRDN.

Note 7: From the first in-active signal of XCSN or XRDN.

Note 8: To the first in-active signal of XCSN, XWRHN or XWRLN, XWRHN or XWRLN related to the D[15:8] or D[7:0].

Note 9: From the first in-active signal of XCSN, XWRHN or XWRLN, XWRHN or XWRLN related to the D[15:8] or D[7:0].

Note 10: XCSN, XASN, XRWN and XBE[1:0] signals.




Fig. 8-1 Timing Characteristic of XTI, XTO and HCKI.




Fig. 8-2 Host Access Timing Characteristic in Host I/F Type 1.




Fig. 8-3 Data Access Request Timing Characteristic.

Note 1: May be XRDN or XWRHN or XWRLN signals when DABST = low.




Fig. 8-4 Interrupt Timing Characteristic.




Fig. 8-5 Host Interface Type 2 Timing Characteristic.




Fig. 8-6 Serial Interface CMD Timing Characteristic (SD Mode).




Fig. 8-7 Serial Interface DAT[3:0] Timing Characteristic (SD Mode).




Fig. 8-8 Serial Interface CMD Timing Characteristic (MMC Mode).




Fig. 8-9 Serial Interface DAT[3:0] Timing Characteristic (MMC Mode).



9. HOW TO READ THE TOP MARKING

The top marking of W86L488Y



1st line: Winbond logo and SMART@IO Mark

2nd line: Part number of W86L488Y

3rd line: Tracking code 220 A A 01A SA

312: packages made in '03, week 12

A: assembly house ID; A means ASE, O means OSE, G means GR

A: IC revision; A means version A, B means version B


01C: for internal use

SA: for internal use

10. PACKAGE DIMENSIONS

10.1 W86L488Y Package Dimensions




48-QFN 7x7 MM², Thickness: 1.0MM



*D2,*E2 :By die size difference

10.2 W86L488AY Package Dimensions

64- QFN 9x9 MM², Thickness: 1.0MM




Controlling Dimension :Millimeters

Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	0.85	1.00	0.031	0.033	0.039
A1	0.00	0.02	0.05	0.000	0.0008	0.002
A2	---	0.65	1.00	---	0.026	0.039
A3	0.20 REF			0.008 REF		
b	0.18	0.23	0.30	0.007	0.009	0.012
D	9.00 BSC			0.354 BSC		
D1	8.75 BSC			0.344 BSC		
E	9.00 BSC			0.354 BSC		
E1	8.75 BSC			0.344 BSC		
e	0.50 BSC			0.020 BSC		
L	0.30	0.40	0.50	0.012	0.016	0.020
θ	0°	---	12°	0°	---	12°
D2	6.90	7.05	7.20	0.272	0.276	0.283
E2	6.90	7.05	7.20	0.272	0.276	0.283
Y	---	---	0.08	---	---	0.003




*D2,*E2 :By die size difference


11. REFERENCE SCHEMATIC

11.1 W86L488Y Reference Schematic




Preliminary W86L488











11.2 W86L488AY Reference Schematic



Preliminary W86L488



Preliminary W86L488



Preliminary W86L488



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu District, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this data sheet belong to their respective owners.

Publication Release Date: February 5, 2004

Revision 0.82