



P-Channel 12-V (D-S) MOSFET

PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-12	0.016 @ $V_{GS} = -4.5$ V	-12.6
	0.022 @ $V_{GS} = -2.5$ V	-10.8
	0.029 @ $V_{GS} = -1.8$ V	-3.5


FEATURES

- TrenchFET® Power MOSFETS: 1.8-V Rated
- New PowerPAK® Package
 - Low Thermal Resistance, R_{thJC}
 - Low 1.07-mm Profile

APPLICATIONS


- Load Switch
- PA Switch
- Battery Switch

PowerPAK® 1212-8



Bottom View

Ordering Information: Si7425DN-T1—E3



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V _{DS}	−12		V
Gate-Source Voltage		V _{GS}	± 8		
Continuous Drain Current (T _J = 150°C) ^a	T _A = 25°C	I _D	−12.6	−8.3	A
	T _A = 85°C		−9.1	−6.0	
Pulsed Drain Current		I _{DM}	−25		
continuous Source Current (Diode Conduction) ^a		I _S	−3.0	−1.3	
Maximum Power Dissipation ^a	T _A = 25°C	P _D	3.6	1.5	W
	T _A = 85°C		1.9	0.8	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	−55 to 150		°C

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	$t \leq 10$ sec	R_{thJA}	28	35	$^\circ\text{C}/\text{W}$
	Steady State		65	81	
Maximum Junction-to-Case	Steady State	R_{thJC}	2.9	3.8	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.



SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -300\ \mu\text{A}$	-0.40		-1.0	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\ \text{V}$, $V_{GS} = \pm 8\ \text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -12\ \text{V}$, $V_{GS} = 0\ \text{V}$			-1	μA
		$V_{DS} = -12\ \text{V}$, $V_{GS} = 0\ \text{V}$, $T_J = 85^\circ\text{C}$			-5	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \leq -5\ \text{V}$, $V_{GS} = -4.5\ \text{V}$	-25			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -4.5\ \text{V}$, $I_D = -12.6\ \text{A}$		0.013	0.016	Ω
		$V_{GS} = -2.5\ \text{V}$, $I_D = -10.8\ \text{A}$		0.017	0.022	
		$V_{GS} = -1.8\ \text{V}$, $I_D = -3.5\ \text{A}$		0.023	0.029	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -6\ \text{V}$, $I_D = -12.6\ \text{A}$		38		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -3.0\ \text{A}$, $V_{GS} = 0\ \text{V}$		-0.7	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -6\ \text{V}$, $V_{GS} = -4.5\ \text{V}$, $I_D = -12.6\ \text{A}$		26	39	nC
Gate-Source Charge	Q_{gs}			4.1		
Gate-Drain Charge	Q_{gd}			7.0		
Gate Resistance	R_g	$f = 1\ \text{MHz}$		5.0		Ω
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -6\ \text{V}$, $R_L = 6\ \Omega$ $I_D \approx -1\ \text{A}$, $V_{GEN} = -4.5\ \text{V}$, $R_G = 6\ \Omega$		30	45	ns
Rise Time	t_r			55	75	
Turn-Off Delay Time	$t_{d(off)}$			130	260	
Fall Time	t_f			100	225	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -3.2\ \text{A}$, $di/dt = 100\ \text{A}/\mu\text{s}$		52	80	





Notes

a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)




TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)

